

Assignment - 1

1) What is bus arbitration? Explain centralized arbitration & distributed arbitration in detail.

→ Bus arbitration is the process by which multiple device on a shared bus system complete to gain control of the bus for data transfer.

Since only one device can communicate on the bus at a time, arbitration ensure that no two devices attempt to use the bus simultaneously which would cause data corruption or system instability.

Centralized Arbitration: In centralized arbitration, a dedicated device called the bus arbiter is responsible for receiving request from various devices that want to use the bus. determining the priority of these requests and granting access to the highest priority device. centralized arbitration is simple and effective for systems with a limited number of devices.

Distributed Arbitration : In distributed arbitration, there is no central arbiter.

Instead, each device connected to the bus has its own arbitration logic because each device must have capability

to participate in process

2) Explain the following term:

i) PCI Bus ii) SCSI Bus

iii) PCI Bus (Peripheral Component Interconnect)

iv) PCI is a high-performance bus but it is standardised used to connect internal hardware

device to a computer's CPU and memory.

The PCI bus allows peripheral like graphic card, network card, and sound card to communicate with the processor

at a high data rate. PCI supports both 32-bit & 64-bit data transfer to other

play and play functionality meaning that devices can be easily added after removed without manually configuring the system.

⑩ SCSI Bus (Small Computer System Interface).

SCSI is a set of standards for connecting and transferring data between computer and peripheral device. It supports a wide range of devices such as hard drive, CD-ROM drives, scanner and printer. Unlike PCI, which

is primarily used within the computer SCSI can be used to connect

external device, making it a versatile choice for system requiring multiple types of peripheral connections. SCSI can support up to 16 devices on a single bus and offers relatively high data transfer rate making it well suited for servers.

3) Explain the concept of Direct Memory Access (DMA) and its advantage in I/O operation.

Direct Memory Access (DMA) is a method of transferring data between memory & peripheral without invoking the CPU for every single transaction.

In a typical system, the CPU is responsible for managing all data transfers between devices and memory.

However, this can be inefficient because the CPU must pause its other tasks to handle the I/O operation. DMA allows devices to transfer data directly to and from memory, bypassing the CPU.

Advantage of DMA:

1) By offloading data transfer to DMA controller, the CPU is free to perform other tasks, improving overall system performance.


DMA allows data to be transferred in large blocks without CPU intervention, enabling faster I/O operations, especially with high-speed devices.

(ii) Since CPU is not involved in the overall data transfer, the overall processing load on the CPU is reduced, making the system more efficient, particularly in I/O intensive operations.

DMA can transfer data with minimal delay which is particularly useful for real-time application that require immediate data handling.

- Q What is DMA? Explain two channel DMA controller with block diagram.
- Q What is mechanism that allows peripheral devices to access system memory directly by passing the CPU. A two-channel DMA controller allows two peripheral to perform data transfer independently, thus improving overall throughput.

Interrupt logic: The DMA controller can generate interrupt to notify the CPU when a transfer is complete or if an error occurs.



Control Registers: These define the source and destination address for the data transfer.

The size of the data to be transferred and other parameter:

Bus Interface: This allows the DMA controller to communicate with system bus and memory.

The CPU initiates the data transfer by programming the DMA controller. The DMA controller then takes over and performs the transfer automatically. Once the transfer is complete, the DMA controller generates an interrupt to inform the CPU that the operation is done.

5)

Explain the I/O interface for a input device.

→ An I/O interface provides the necessary communication link between input device and the computer's CPU and memory.

Consider a keyboard as an input device. The I/O device - The I/O interface consists of control and data registers, data buffers and logic unit that handles communication between the device and the system bus.


6)

What do you mean by interrupt? Explain interrupt nesting and vectored interrupt.

→ An interrupt is the signal sent by a device to the processor indicating that it needs immediate attention. When an interrupt occurs, the CPU stops executing its current instruction and jumps to an interrupt service routine (ISR) to handle the interrupt.

Interrupt Nesting: Interrupt nesting allows a higher-priority interrupt to interrupt handler. The CPU save the state of the lower-priority handler - priority interrupt. Once the higher priority interrupt is handled, the CPU resumes the lower priority handler. This ensures that critical tasks are handled first improving system responsiveness.

CPU Memory



Vectorized Interrupt: In vectorized interrupt systems, each interrupt is assigned a unique vector or address when an interrupt occurs, the CPU automatically jumps to the ISR corresponding to the interrupt vector, rather than source of the interrupt. This method reduces the overhead and latency involved in processing interrupt.

Q) Describe with help of Diagram of serial port interface.

→ A serial port interface is a type of connection that allows data to be transferred one bit at a time over single communication line. It is commonly used for long-distance communication between a computer and a peripheral device such as modem or a mouse.

Serial port use fewer wires and have simpler protocol compared to parallel port, making them suitable for communication over longer distances.

Q) Discuss the challenges and strategies for handling multiple I/O devices concurrently.

Following are the challenges for handling multiple I/O devices concurrently.

- i) Resource Contention: Multiple I/O devices may compete for access to shared resources such as memory, bus bandwidth on CPU time.

- ii) Scheduling Conflict: Managing the timing and priority of requests from various devices can be difficult, especially in real-time systems.

- iii) Data Loss or Overrun: Without proper management, buffer overflow or underflows can occur when devices send or receive data faster than the system can handle.

Following are the strategies.

- ① Interrupt-driven I/O: Allows the CPU to respond to I/O requests dynamically as they occur, reducing the need for constant polling.

(DMA Direct Memory Access) Allow peripherals to transfer data directly to memory reducing the CPU's involvement in data transfer.

④ Buffering and Caching: Using buffers to store incoming and outgoing data in smooth out discrepancies in data rate between devices and the CPU.


⑤ Priority Handling: Assigning priority to devices ensures that critical tasks are serviced first.

⑥ Explain programmed I/O and interrupt driven I/O in detail.

→ Programmed I/O:-

In programmed I/O - the CPU is responsible for monitoring the status of an I/O device and transferring data to and from the device.

The CPU continually checks the device to determine if it is ready to send its received data. This method is efficient because the CPU must wait for the device, resulting in wasted processing cycles.



Interrupt - driven I/O:-

In interrupt - driven I/O, the CPU issues a command to the I/O device and then continues executing other instructions.

When the I/O operation is complete, the device sends an interrupt to the CPU which stops its current task and services the I/O request. This method is more efficient than programmed I/O because the CPU is not idle while waiting for the device to be ready.

10) What do you mean by an interrupt & exception? Explain the significance of interrupt & exception.

→ Interrupts:

An interrupt is an event triggered by hardware or software to signal the processor to stop its current task and execute an interrupt service routine (ISR).

After handling the interrupt, the processor resume its original task. Interrupts help in managing external or peripheral devices efficiently without constantly polling their status.

Exception:

Exceptions are events that arise due to errors or special conditions in program execution, often due to software issue. Like division by zero, invalid memory like division by access, or illegal instruction execution. They are typically caused by the remaining program and are handled by exception handler.

Significance of Interrupts & Exceptions:-

① Interrupts allow the CPU to be used for other tasks while waiting for input / output operations; rather than wasting time in a busy-wait loop.

② Interrupts ensure the system responds quickly to external events, enhancing real-time computing.

③ They facilitate the smooth functioning of multitasking by allowing processes to be paused and resumed.

Exception:

① Exception ensure that error are detected and handled properly, preventing undefined behavior or crash in a system.

② By catching and managing exception system can remain stable and continue functioning after an error occurs.

(ii) Differentiate b/w enabling and disabling interrupt and their signification in I/O operations.

→ Enabling Interrupts:

When interrupts are enabled, the CPU is allowed to respond to hardware or software interrupt requests. The processor others tasks, such as handling I/O operations.

Significance →

① In I/O operation, enabling interrupt allows the system to handle multiple devices effectively, improving system efficiency.

② If demotes the need for continuous polling, reducing CPU overhead and power consumption.

③ The CPU can perform other tasks waiting for I/O enhancing multitasking.

Disabling Interrupts:

When interrupts are disabled, the CPU ignores, interrupt requests allowing it to focus solely on the current task without being preempted by others processes.

Ques. significance →

(i) Disabling interrupt can be useful in critical section - where it is crucial to avoid interruptions to ensure data integrity during time-sensitive operation.

(ii) However, this can lead to increased response time for peripheral devices and potentially missing important interrupt signals, degrading system performance in I/O handling.

1. What is cache coherence problem? Discuss the software and hardware approach for cache coherence.
- The cache coherence problem arises in multiprocessor system where each processor has its own cache. When multiple caches store copies of the same memory location, inconsistencies can occur if one processor updates its cache while others have stale copies.

Software Approaches

1. Lock and synchronization primitives.
 - * Use of mutexes, semaphores or others

Locking mechanism ensures that only one processor can modify shared data at a time.

2. Memory consistency model.

These models define the rules for the order of reads and writes across different processors. Examples include sequential consistency and weak consistency, which dictate how operations appear to be ordered.

3. Compiler optimizations:

- * Compilers can insert barriers or memory fences that prevent certain optimizations that might violate coherence.

Hardware Approaches

1. Cache Coherence protocols:

- * These are essential mechanisms designed to maintain coherence among caches.

common protocols include:-

• MESI

• MSI

• MOESI

• SNOOPING

1. In snoopy protocols, caches monitor traffic, a centralized directory keeps track of which caches have copies of each memory block.

2. Bus-based and crossbar Interconnects. Bus-based and crossbar may experience bottlenecks, while crossbar cache coherence. Bus-based system may

switches can facilitate faster communication and coherence enforcement.

1. What is clustering? What are the key benefits of clustering? Discuss configuration and operating system design issue.

2. What is clustering? What are the key benefits of clustering? Discuss configuration and operating system design issue.

Key Benefits of Clustering

1. High Availability:

Clustering can provide redundancy. If one node fails, others can take over its workload, minimizing downtime & ensuring continuous services availability.

2. Load Balancing

Distributing workloads across multiple nodes helps optimize resources & improve response time. This is particularly useful for applications with varying loads.

3. Scalability:

Clusters can be easily scaled by adding more nodes. This allows systems to grow with increasing demand without major overhauls.

4. Performance Improvement:

By distributing tasks across multiple nodes, clusters can handle larger volumes of requests. E.g. compute-intensive process more efficiently.

Configure and Operating System Design Issues:

1. Network Configuration:

A reliable and fast network is crucial for cluster performance. Issues such as network latency, bandwidth, and topology need to be addressed to ensure efficient communication between nodes.

2. Nodes Communication:

Mechanism for inter-node communication must be efficient.

3. Load Distribution Algorithms:

Deciding how to distribute workloads can affect performance.

4. Data Consistency:

Maintaining consistency across nodes is critical, especially for distributed databases. Techniques like distributed locking or consensus protocols.

5. Fault Detection and Recovery:

The system should be able to detect node failure quickly and degrade services.

6. Resource Management:

The operating system must efficiently manage resources like CPU and memory across the cluster.

7) Security: Clusters may face unique security challenges, including the need to secure communication between nodes and access control.

8) Monitoring and Maintenance: Tools for monitoring the health and performance of the cluster are essential for proactive management and troubleshooting.

3- Define and Differentiate SIMD and MIMD.

- SIMD (Single Instruction, Multiple Data)
 - SIMD is a parallel computing architecture where a single instruction is executed simultaneously on multiple data points. This is typically used in applications where the same operation needs to be performed on a large set of data, such as in multimedia processing, image processing and scientific computations.

- MIMD (Multiple Instruction, Multiple Data)
 - MIMD is a parallel computing architecture where multiple processors execute different instructions on different pieces of data simultaneously. This allows for more flexible

in processing as each processor can operate independently on different tasks.

Difference.

| Feature | SIMD | MIMD |
|--------------------|---------------------------------|---------------------------------------|
| Instruction Stream | Single instruction for all | multiple instructions for each |
| Data Handling | same operation on multiple data | different operation on different data |

| Parallelism Type | Data Parallelism | Task parallelism |
|------------------|-------------------------------|---|
| Flexibility | less flexible, specific tasks | more flexible, can handle diverse tasks. |
| Complexity | simpler control logic | more complex due to instruction handling. |

• List and explained designed consideration required for multiprocessor system.

→ Designing a multiprocessor system involves several key considerations to ensure efficient operation, scalability and reliability.

1. Architecture Design

- Symmetric vs Asymmetric: Choose b/w symmetric multiprocessor (SMP) system where all proceed share the same resources and asymmetric/ asymmetrical system.
- Shared Memory vs. Distributed Memory:- Decided whether to use a shared memory architecture, which simplifies data sharing but can lead contention.

2. Communication Mechanism:

- Inter processor communication:- Establish efficient protocol for data exchange b/w processor, such as message passing or shared memory mechanism.
- Bandwidth and latency and maximize bandwidth less vital for performance in a multiprocessor environment.

3- Synchronization:

- Locks and Semaphores: Implement synchronization mechanisms to prevent data races &

ensures the processes coordinate access to shared resources.

• Deadlock prevention: Design strategies to avoid deadlock situation where processes become stuck waiting for each other.

4. Cache Coherence

- Cache Consistency Protocol: Design protocols to maintain consistency b/w caches in different processes, ensuring that all processes see the same data values.

5. Load Balancing

- Task Scheduling: Develop algorithms to evenly distribute workloads across processes preventing bottlenecks and ensuring efficient resource utilization.

6. Dynamic vs. static Scheduling: choose between dynamic scheduling

- Scalability:
 - Adding Processors: Ensure that the system can easily incorporate additional processors without significant redesign.
 - Performance Scaling: Evaluate how performance scales with the addition of processors and adjust system architecture accordingly.

5. What is Multithreading? Explain Implicit and Explicit Multithreading.

Multithreading is a program technique that allows multiple threads to exist within a single process, enabling concurrent execution of tasks. Each thread represents a separate path of execution, sharing the same memory space and resources of the process while maintaining its own execution context.

Types of Multithreading.

- 1. Implicit Multithreading.
- Implicit multithreading occurs when the system or runtime environment automatically manages the distribution of tasks among multiple threads without explicit intervention from the programmer.

How it works: The programmer writes code that can be executed in parallel and the compiler or runtime environment identifies opportunities for parallelism. The underlying system then handles the details of thread management, such as creating threads and scheduling their execution.

2. Explicit Multithreading.

Explicit multithreading requires the

programmer to manually create and manage threads. This involves writing code that directly controls the creation, synchronization and communication between threads.

How it works: The programmer specifies when to create new thread class in java, program can create threads, manage their life-cycles, and synchronize them explicitly using mechanism like locks and semaphores.

7) Explain: i) NUMA ii) Clustered SMP.

i) NUMA (Non-Uniform Memory Access)

NUMA is a memory architecture used in multiprocessor systems where the access time to memory varies depending on the memory location relative to a processor. In NUMA, each processor has its own local memory and it can access memory attached to other processors, but this access is slower than accessing its own local memory.

ii) Cluster-based SMP (Symmetric Multiprocessing)

Cluster based SMP refers to a system architecture that combines multiple SMP systems into a network of clusters. Each cluster operates independently but can communicate with others clusters.

NUMA : Focuses on optimizing memory

Access patterns per multiprocessor system by using local memory for each processor, improving performance & scalability.

• Cluster based SMP:- Combines memory access multiple SMP system larger account network , allowing for shared memory within cluster .

3. Execute

4. Memory Access

5. Write Back

This overlapping allows a new instruction to enter the pipeline when previous instructions have completed, thus increasing the overall instruction throughput.

Types of Hazards in pipelining.

1. Structural Hazard: Occurs when hardware resources required to execute an instruction are insufficient.

2. Data Hazards: Arises when instruction depend on the results of previous instruction, that have not yet completed execution.

3. Control Hazard: Occurs due to branch instructions that alter the flow of instruction execution. When a branch is taken, subsequent instruction fetched may be incorrect until the branch decision is resolved.
Ex. $\text{IF } R_1 = 0 \text{ then } C$
 $A = B + C$
ELSE
 $A = D + E$

Stages of pipelining-

1. Fetch
2. Decode

Resolution Technique:

- **stalling**: - The pipeline is stalled until the branch outcome is known.
- **Branch Prediction**: Predicting the outcome of a branch to continue fetching instructions while the actual condition is evaluated.
- **Delayed Branches**: Rearranging instructions to fill the delay slots with useful work.