# 3 Kogge-Stone Adder (Athul P R)

## 3.1 Design

```
making parties of the properties of the properti
```

## 3.2 1-bit D Flip-Flop

```
module dff (
    input wire clk,
    input wire rst,
    input wire d,
    output reg q
);

    always @(posedge clk or posedge rst) begin
        if (rst)
            q <= 1'b0;
        else
            q <= d;
    end


endmodule</pre>
```

## 3.3 Top Module


## 3.4 Testbench


```
dule tb_kogge_stone_adder;
  reg clk;
reg rst;
reg [3:0] a_in;
reg [3:0] b_in;
reg cin_in;
wire [3:0] sum_out;
wire cout_out;
 // Instantiate the top module kogge_stone_top uut (
.clk(clk),
.rst(rst),
.a_in(a_in),
.cin_in(cin_in),
.cin_in(cim_in),
.sum_out(sum_out),
.cout_out(cout_out)
);
  // Clock generation
initial begin
  clk = 0;
  forever #5 clk = ~clk; // 10ns period
  // Test stimulus
initial begin
  $dumpfile("kogge_stone_adder.vcd");
  $dumpvars(0, tb_kogge_stone_adder);
          // Initialize
rst = 1;
a_in = 4'b0000;
b_in = 4'b0000;
cin_in = 1'b0;
        // Reset
#10;
rst = 0;
#10;
         // Test cases
$display("Starting Kogge-Stone Adder Tests");
$display("Time\tA\tB\tCin\tSum\tCout\tExpected");
        $display("Test completed");
#20;
$finish;
```

#### 3.5 Waveform




#### 3.6 Schematic Diagram





#### 3.7 Coverage Analysis



#### 3.8 Constraints File

```
create_clock -name clk -period 1 -waveform {0 0.5} [get_ports clk]
set_clock_transition -rise 0.1 [get_clocks clk]
set_clock_transition -fall 0.1 [get_clocks clk]
set_clock_transition -fall 0.1 [get_clocks clk]
set_clock_uncertainty 0.01 [get_ports clk]
set_clock_uncertainty 0.01 [get_ports clk]
set_input_delay -max 0.4 -clock clk [get_ports {a_in[0] a_in[1] a_in[2] a_in[3] b_in[0] b_in[1] b_in[2] b_in[3] cin_in}]
set_output_delay -max 0.4 -clock clk [get_ports {sum_out[0] sum_out[1] sum_out[2] sum_out[3] cout_out}]
```

#### 3.9 Script File

```
read_libs /home/installs/FOUNDRY/digital/90nm/dig/lib/slow.lib
read_hdl kgs.v kgstm.v dff.v
elaborate
read_sdc constraints.sdc
syn_generic
syn_map
syn_opt
gui_show
write_hdl > kgs_netlist.v
write_sdc > output_constraints.sdc
report_area > kgs_area.rpt
report_power > kgs_power.rpt
report_timing > kgs_timing.rpt
report_gates > kgs_gates.rpt
gui_show
```

#### 3.10 Reports


#### Area Report



#### **Timing Report**



#### Power Report



## Gate Report

