



# 4. SHA-256 Hashing Accelerator (Group Project)

## 4.1 Design











### 4.2 Testbench







### 4.3 Waveform




## 4.4 Schematic Diagram




## 4.5 Coverage Analysis



### 4.6 Constraints File



## 4.7 Script File





# 4.8 Reports

##>Summary tab ##>+	le of configs (Best co	onfig is CDN_DP_region	n_1_0_c5) 				
##>	+ 0	1	2	3	4	5	6
##>+							
##>	+ Area 500028556385	487364100985	364644765240	487364100985	370877813470	370877813470	48452985690
##>	WNS -64291.80	-64284.70	-64284.70	-64284.70	-64284.70	-64284.70	-64284.7
##>	TNS 2355119203	2330944259	2320361366	2330944259	2319933365	2319933365	233106970
##> Num Rew	rite 0	12	96	12	193	193	
##> Num Fa	ctor 0	1	0	1	1	1	
##> Num S	hare 0	1	1	1	1	1	
##> Num Cmul	tCse 0	0	0	0	0	Θ	
##> Num Down	size 0	Θ	0	0	Θ	Θ	
##> Num Specu	late 0	0	0	0	Θ	Θ	
##> Runtim	e(s) 0	50	23	48	44	44	1
"all_inputs"  "all_outputs"  "create_clock"  "get_clocks"  "set_ports"  "set_clock_transition"  "set_clock_uncertainty"  "set_input_delay"  read sdc completed in 00:0		- suu - suu - suu - suu ion" - suu inty" - suu - suu - suu	ccessful	1 , failed 1 , failed 1 , failed 3 , failed 1 , failed 2 , failed 1 , failed 1 , failed 1 , failed	0 (runting of the control of the con	ne 0.00)	

# 5. Conclusion

The SHA-256 hardware accelerator design was successfully elaborated using the Cadence synthesis environment. However, due to a system-level hang during the super-threading initialization phase, the synthesis tool was unable to proceed beyond elaboration. As a result, critical post-synthesis reports such as Power, Area, Timing, and Gate count could

not be generated. This issue is suspected to be caused by either resource exhaustion, license constraints, or tool misconfiguration. Despite this, the elaboration stage confirms the structural integrity of the design, validating its RTL-level correctness.