


	1	2	3	4	5	6	7	8
A	ShiroFOC A0 – PCB layout release							
	18–42 V bus target 3–phase inverter STSPIN32G4 3 x Kelvin current sense							
	USB–priority control power CAN onboard encoder + external ABI/Hall BMI323							
	Read ../DESIGN_REVIEW_REV_A.md and ../PCB_LAYOUT_HANDOFF.md before placement.							
B	01 – Battery Input and DC Link				02 – Auxiliary Power, USB and Source Mux			
	File: 01_Battery_DC_Link.kicad_sch				File: 02_Aux_Power_USB.kicad_sch			
C	03 – STSPIN32G4 Core and Gate–Driver Supply				04 – Three–Phase Inverter and Current Sensing			
	File: 03_STSPIN_Core.kicad_sch				File: 04_Inverter_CurrentSense.kicad_sch			
	05 – Brake Chopper				06 – Onboard and External Position Feedback			
	File: 05_Brake_Chopper.kicad_sch				File: 06_Position_Feedback.kicad_sch			
D	07 – IMU and Half–Bridge Temperature				08 – CAN / CAN–FD Interface			
	File: 07_IMU_Temperature.kicad_sch				File: 08_CAN.kicad_sch			
E	09 – USB–UART Service Interface				10 – SWD, Boot and Test Access			
	File: 09_USB_UART.kicad_sch				File: 10_SWD_Test.kicad_sch			
F	1	2	3	4	5	6	7	8

Sheet: /		
File: ShiroFOC_KiCad.kicad_sch		
Title: ShiroFOC Rev A0		
Size: A3	Date: 2026–09–15	Rev: A0
KiCad E.D.A. 9.0.4		Id: 1/11

BATTERY INPUT / DC LINK

Rev A: keyed XT60, no onboard reverse–polarity or precharge stage.



PLACEMENT: keep all three 680 uF capacitors close to the bridge bus. Fit local 1 uF + 10 nF / 100 V ceramics at each power block.

R102/C107 and D101 are DNP tuning positions. Select only after cable/hot–plug measurements; they are not functional requirements for first power–up.

$VBUS_SENSE = VM \times 27k / (540k + 27k)$: 2.00 V at 42 V, 2.86 V at 60 V. Set the firmware overvoltage trip below the hardware transient ceiling.

ERC sources: connector input / passive–filtered regulator outputs / Internal bootstrap supplies.

GND is common; preserve Kelvin and power–return routing
PCB layout release; prototype ratings require hardware validation

ShiroFOC

Sheet: /01 – Battery Input and DC Link/
File: 01_Battery_DC_Link.kicad_sch

Title: 01 – Battery Input and DC Link

Size: A2


Date: 2026–09–15

Rev: A0

KiCad E.D.A. 9.0.4

Id: 2/11


VM -> 5V_BAT; USB VBUS -> 5V_USB; USB has priority; 5V_SYS -> 3V3



USB priority: PR1=1.269 V and CP2=1.689 V at 5 V. ILM=80.6k sets approx. 1.5 A. OV dividers trip near 5.43 V typical.

The TLV755 has no reverse-current blocking; SWD VTREF is sense-only; never inject 3V3 from the debugger.

ERC sources: connector input / passive-filtered regulator outputs / Internal bootstrap supplies.



VCC BUCK: starts at 8 V. Firmware must set 10 V through the internal power-management interface after every VM return.

Pin 64 REGIN and pin 1 REG3V3/VDD are both tied to external 3V3. The internal 3V3 regulator stays disabled.

SCREF approx. 0.30 V controls VDS fault detection; it is not a precision current limit. Configure COMP1/2/4 + DAC + TIM1 break before enabling PWM.

PB8/BOOT0 has a 10k pulldown. FEEDBACK_ENABLE_N is pulled high, so the mux cannot drive PB8 while reset is active.



ERC sources: connector input / passive-filtered regulator outputs / internal bootstrap supplies.


Sheet: /03 - STSPIN32G4 Core and Gate-Driver Supply/
File: 03_STSPIN_Core.kicad_sch

Title: 03 – STSPIN32G4 Core and Gate-Driver Supply

Size: A2	Date: 2026-09-15	Rev: A0
----------	------------------	---------

KiCad E.D.A. 9.0.4	Id: 4/11
--------------------	----------

10	11
----	----



LAYOUT: each gate resistor sits at its MOSFET gate. Kelvin sense traces leave pads 2/3 of each BVR shunt independently and never share force copper.

Current transfer: $V_{OUT} = V_{REF}/2 + 30 \times (SENSE_P - SENSE_N)$; 15 mV/A. COMP1/2/4 monitor PA1/PA7/PB0 and trip TIM1 in hardware.

Fit GH=4.7R and GL=0R initially per TI guidance. Snubbers and 47 pF feedback capacitors are DNP tuning positions; bootstrap diodes are internal.

GND is common; preserve Kelvin and power–return routing
PCB layout release; prototype ratings require hardware validation

ShiroFOC

Sheet: /04 – Three-Phase Inverter and Current Sensing/
File: 04_Inverter_CurrentSense.kicad_sch

Title: 04 – Three-Phase Inverter and Current Sensing

Size: A2


Date: 2026–09–15

Rev: A0

KiCad E.D.A. 9.0.4

Id: 5/11

LOW-SIDE BRAKE CHOPPER – EXTERNAL RESISTOR



CSD19531Q5A: 100 V, 5.3 mR typ. / 6.4 mR max. at 10 V, 37 nC typ. Qg. The external resistor value and pulse–energy rating are application–specific.

R501/R504/R505 hold the chopper off. U502 can command it independently at approx. 45.9 V rising / 44.2 V falling; fit the external resistor before regeneration.

Connector pin 1 is raw VM. Both brake–resistor wires carry hazardous bus voltage. Place driver decoupling at U501 and use a short Kelvin source return.

GND is common; preserve Kelvin and power–return routing
PCB layout release; prototype ratings require hardware validation

ShiroFOC

Sheet: /05 – Brake Chopper/

File: 05_Brake_Chopper.kicad_sch


Title: 05 – Brake Chopper

Size: A2 Date: 2026–09–15

Rev: A0

KiCad E.D.A. 9.0.4


Id: 6/11




Default: FEEDBACK_ENABLE_N high disables all outputs; FEEDBACK_SELECT low selects onboard encoder after firmware explicitly enables the mux.

MUX channel 4 isolates VBUS_SENSE when unpowered. Enable mux and wait 2 ms before reading VM; disable PWM before disabling mux. J601 pin 6 NC.

D601 pin 5 uses an isolated 100 nF ESD rail; no DC tie to 3V3. External signals: 0–3.3 V only, including when board power is off.



CP2102N USB-UART – SERVICE, LOGS AND ROM-UART PROGRAMMING



CP2102N regulator bypass: VREGIN and VDD both use 3V3 (datasheet Fig. 2.3). MCU and UART therefore have the same startup rail.





Manual BOOT0 and NRST remain on the SWD/test sheet. CP2102 RTS is intentionally not wired to reset in Rev A.

GND is common; preserve Kelvin and power-return routing
PCB layout release; prototype ratings require hardware validation
ShiroFOC
Sheet: /09 - USB-UART Service Interface/
File: 09_USB_UART.kicad_sch

Title: 09 – USB-UART Service Interface

Size: A2	Date: 2026-09-15	Rev: A0
KiCad E.D.A. 9.0.4		Id: 10/11

10-PIN ARM CORTEX SWD + BOOT/POWER TEST ACCESS



The debugger must sense target 3V3 on VTREF; it must not source 3V3 into the board. PB3 is SPI3_SCK, therefore SWO is NC in Rev A.

BOOT0 shares PB8 with feedback I/H3. The mux is disabled during reset; the 1k button path permits deliberate ROM-boot entry without hard-shortening an active encoder output.

GND is common; preserve Kelvin and power-return routing
PCB layout release; prototype ratings require hardware validation

ShiroFOC

Sheet: /10 - SWD, Boot and Test Access/
File: 10_SWD_Test.kicad_sch

Title: 10 - SWD, Boot and Test Access

Size: A2

Date: 2026-09-15

Rev: A0

KiCad E.D.A. 9.0.4

Id: 11/11