

COMP ARCH (LABS)

Date / /

* ① For graphical waveforms -

testbench me put code - initial begin

```
$dumpfile("filename.vcd");
```

```
$dumpvars;
```

```
end
```

& cmd line se : run gtkwave filename.vcd

② Clock with cycle time = 10

reg clk; initial

```
clk = 1'b0; // set to 0
```

```
always
```

```
#5 clk = ~clk; // toggle every 5 unit. time
```

③ Values = 0, 1, \uparrow , \downarrow , Z \Rightarrow high impedance \Rightarrow wrong connections
unknown value \Rightarrow is being evaluated.

④ "wire" have values continuously driven on them by o/p of device that they r connected to

⑤ "reg" \rightarrow a variable that can hold a value.
doesn't need a driver.

⑥ Vector \rightarrow multiple bit wire/reg. wire[7:0] w; // 8 bit wire

⑦ Variable Vector Part Select \rightarrow should be constant.
[<starting bit> : <width>]
 \swarrow byte 2 data [31 : 8] \Rightarrow data [31 : 24]
can be variables

③ Array →

~~integer count [0:7]~~ /* array of registers */
 reg boole [31:0] /* array of 32 1-bit logic variables */

④ Memory (RAM/ROM) → model using 1-D array of registers
 (64 word size = 1 bit)

wired size = 8 bit = reg [7:0] membyte [0:1023]

⑤ Parameters ⇒ constants.

parameter port_id = 5;

⑥ \$display ⇒ printf like syntax

eg \$display("At time %d, virtual address is %h", \$time, virtual
 addr);

⑦ \$monitor (parameters)

↳ variables or signals or strings

displays all parameters if var/signal change.

⑧ \$stop to pause simⁿ (/#debugging to lie *)

\$finish to finish " & exit.


⑨ 'define /* Macros */

'define WORD_SIZE 32 use ⇒ 'WORD_SIZE.


⑩ 'include /* to include directives/files */

⑪ 'ifdef /* #ifdef : + (id, private) */

⑫ Ports = i/p, o/p.



②- an illegal post-declⁿ fadd fa (sum, c, out, a, b, c in):



② Connecting ports to external signals

- ② by ordered list

- ⑤ by name. `fadd fa(.c-out(C-OUT), .sum(SUM), .b(B),
 .c-in(C-IN), .a(A));`

→ here I can order.

⑥ Gate-Level Modeling

only use basic gates \Rightarrow and/or/not/xor/nand/nor/xnor
i/p pe no limit to these gates

② Data-flow Modeling \rightarrow Abstraction - consider data flow instead of gate level now.

⑥ Continuous assignment \rightarrow to drive value onto a wire

assign out = in1 & in2;

- LHS should be a wire
RHS can be reg/wire

- Implicit assignment \rightarrow wire out = in1 & in2
||| same as

wire out;

assign out = in1 & in2;

|||

- Implicit 'wire declan' \Rightarrow assign out = in1 & in2

③ Operators

Arithmetic $\rightarrow +, -, *, /, \%, **$
mod pow.

Logical $\rightarrow \&\&, ||, !$

Relational $>, <, >=, <=$

Equality $==, !=, ===, !==$

even check $x == x \& z == z$

Bitwise $\sim, \&, |, \>(xor)$

Shift $>>, <<, >>>, <<<$
Logical Arithmetic

Concatenation $\&\&$

Replication $d \& \{ \}$

Behavioural →

Date / /

Algorithm/behavior of circuit
done by actually implementing at a lower level of abstraction.

- ① Structured Procedures → always & initial
- ② initial

↳ starts at time 0 (simul time).

begin end me starts like de
used for initialization, monitoring, waveforms & all.
executes only ONCE.

- ③ always

Kind of an ∞ loop chalta rehta.
start at time 0.

to stop activity, off power (\$finish) or interrupt (\$stop).

- ④ Procedural Assignment → to update value of reg.
- ⑤ Blocking.

sequential execution hi karta hime

If RHS has more # bits from LHS, extra bits from MSB
are discarded

If RHS has less, zeros are padded to MSB.

- ⑥ Non blocking → using operator $<=$

simulator reads values of RHS variable.

Evaluate RHS & stores internally in simulator.

Write to LHS is scheduled to be executed at time
specified in delays

Storing values → order of execⁿ of 'writes' isn't
Important

Otherwise race condition occurs.

• So used for concurrent data transfer

• Event based timing control.

@ is used to specify event control.

@(clock) q = d; // execute when clock changes value.

⋮

always @ (posedge clk)

switch case

• if else

if ()

begin

⋮

end

else

⋮

• case (expression)

val1 := expr1;

val2 := expr2;

⋮

default: exprn;

endcase

• Loop

while ()

begin

end

for (; ;)

begin

end

• Parallel Blocks

fork...join

execute concurrently

order of execⁿ controlled by
timing delays (vch & relative
to time blk was entered)

Sequential blocks

begin...end.

start execute sequentially

③ generate lab

genvar j;
generate for (j=0; j<5; j=j+1) begin: generate_loop
 ✗ run gl (...);
end
endgenerate.

Give any name
(Give 1 MUST)

generate_loop [0] - gl
 [1] - gl
 :
 :