



Question **3**

Complete

Mark 1.00 out of 1.00

With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in \_\_\_\_\_

- ☐ a. 4  $\mu$ s
- ☐ b. 44  $\mu$ s
- ☒ c. 40  $\mu$ s
- ☐ d. 8  $\mu$ s

Question **4**

Complete

Mark 1.00 out of 1.00

**What type of register would shift a complete binary number in one bit at a time and shift all the stored bits out one bit at a time?**

- ☒ a. SISO
- ☐ b. SIPO
- ☐ c. DIPO
- ☐ d. **PIPO**

Question **5**

Complete

Mark 1.00 out of 1.00

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains \_\_\_\_\_

- ☒ a. 00101
- ☐ b. 01110
- ☐ c. 00001
- ☐ d. 00110

[◀ EC-201-Test-I-08-10-2022\\_11am](#)

Jump to...

[EC-201-Test-III-12-11-2022\\_11am ▶](#)