## Indian Institute of Information Technology - Vadodara

Mid-Semester Examination Autumn 2022-23

B. Tech. (IT & CSE) EC-201: Digital Logic Design

Time: 2:0 hrs

Max. Marks: 60

2

5

5

5

Attem	pt all question
0,1	Do the follow
U .	(a) (110) (b) For
	(b) For Gates
	(c) Mini
Ę	Bool

3,5,7,9,10,11,13,15)

the followings

(a)  $(110110)_2 = (?)_{10}$ AB' (c + c')AB' (n, en')

 $(2)_{10} = (?)_{10}$ function AB+AB'C+AB'C', find the minimum no. of NAND  $(2)_{10}$ 

(c) Minimize the logical expression (A+B+C) (A+B+C) (A+B+C') using

Boolean theorems.

(d) Identify and remove the redundant term from the logical expression

2

(d) Identify and remove the redundant term from the logical expression

AB+A'C+BO

(a) Implement the full subtractor circuit using minimum number of NAND


gate only.

(b) Explain carry look ahead adder with suitable diagram and drive the

expression for it.

(a) Minimize the function using K-Map  $f(A,B,C,D)=\Sigma m(0,1,2,1)$ 

Take your roll number and write it in the 4-variable SOP function (for eg. If roll no is 201411012 the SOP function will be  $f(A,B,C,D)=\Sigma m(2,0,1,4,1,1,0,1,2)=\Sigma m(0,1,2,4)$ . And also take don't care conditions for 10, 11, 12, 13, 14, 15. Now make its 4-variable K-map. And implement it using basic Gates only.



(b) Consider the two cascaded 2-to-1 multiplexers as shown in the

Page 1 of 2

Q. 3

6 B+1

P. T. O

