
Objective: Write a program for behavior model 1101 Sequence Detector.

Theory

The 1101 sequence detector is a digital circuit that detects the presence of the binary sequence "1101" in an input stream of bits. It can be designed using either a Moore machine or a Mealy machine, and can allow for overlapping sequences or not. The key aspects include Moore machines (non-overlapping and overlapping), which output only when the full sequence is detected, and Mealy machines (non-overlapping and overlapping), which output based on both the current state and input. The choice between these designs depends on the specific requirements of the application, and the state diagrams, state tables, and logic equations for implementation are provided in the search results.



Source Code:

end Behavioral;

```
31
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 32
     entity SEQDET_020313 is
 33
         Port ( clk : in STD_LOGIC;
                clr : in STD_LOGIC;
din : in STD_LOGIC;
 35
 36
                 dout : out STD_LOGIC);
 37
 38
     end SEQDET_020313;
 39
     architecture Behavioral of SEQDET_020313 is
 40
       type state_type is (S0, S1, S11, S110, S1101);
 41
        signal present_state, next_state: state_type;
 42
          begin
 43
                      synch: process (clk, clr)
 44
 45
                      begin
                          if clr='1' then present_state <= S0;</pre>
 46
 47
                          elsif clk'event and clk='l' then
                                     present_state <= next_state;
 48
 49
                          end if;
 50
                      end process;
 51
                      combl: process (present state, din)
                      begin
 52
 53
                       case present_state is
 54
                         when S0 =>
                           if din='l' then
 55
                                     next_state <= S1;
 56
 57
                            else
 58
                                     next_state <= S0;
                            end if;
 59
                         when S1=>
 60
                            if din='1' then
61
                                       next_state <= S11;
62
                             else
63
64
                                       next state <= S0;
                             end if;
65
                         when S11 =>
66
67
                            if din='0' then
                                       next_state <= S110;
68
69
                                       next_state <= S11;
70
                             end if;
71
                         when S110 =>
72
73
                             if din='1' then
                                       next_state <= S1101;
74
75
                             else
76
                                       next_state <= S0;
77
                             end if;
78
                         when S1101=>
                            if din='0' then
79
80
                                       next_state <= S0;
81
                                       next_state <=S11;
82
                             end if;
83
84
                         when others=>
85
                                        null;
86
                       end case;
87
                      end process;
                      comb2: process (present state)
88
89
                       begin
                         if present_state = S1101 then
90
                                       dout <= '1';
91
92
                                       dout <= '0';
93
                         end if;
                      end process;
95
```

present_state1 dr Acst_FSM dout dout CIk_FSM din present_state1 SEQDET_020313

Fig 1 RTL diagram for Sequence Detector

Precaution:

Make sure that there are no syntax and Semantic errors.

Conclusion:

Hence, in this lab VHDL codes of behavior model of 1101 Sequence Detector were simulated and synthesized.