


Objective: Write a program for behavior model 1101 Sequence Detector.

Theory

The 1101 sequence detector is a digital circuit that detects the presence of the binary sequence "1101" in an input stream of bits. It can be designed using either a Moore machine or a Mealy machine, and can allow for overlapping sequences or not. The key aspects include Moore machines (non-overlapping and overlapping), which output only when the full sequence is detected, and Mealy machines (non-overlapping and overlapping), which output based on both the current state and input. The choice between these designs depends on the specific requirements of the application, and the state diagrams, state tables, and logic equations for implementation are provided in the search results.



din	1	0	1	1	0	1	1	0	1	0	0	1	1	0	1	0
dout	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0



Source Code:

```
31 library IEEE;
32 use IEEE.STD_LOGIC_1164.ALL;
33 entity SEQDET_020313 is
34     Port ( clk : in  STD_LOGIC;
35           clr : in  STD_LOGIC;
36           din : in  STD_LOGIC;
37           dout : out STD_LOGIC);
38 end SEQDET_020313;
39
40 architecture Behavioral of SEQDET_020313 is
41     type state_type is (S0, S1, S11, S110, S1101);
42     signal present_state, next_state: state_type;
43     begin
44         synch: process (clk, clr)
45         begin
46             if clr='1' then present_state <= S0;
47             elsif clk'event and clk='1' then
48                 present_state <= next_state;
49             end if;
50         end process;
51         comb1: process (present_state, din)
52         begin
53             case present_state is
54                 when S0 =>
55                     if din='1' then
56                         next_state <= S1;
57                     else
58                         next_state <= S0;
59                     end if;
60                 when S1=>
61                     if din='1' then
62
63                         next_state <= S11;
64                     else
65                         next_state <= S0;
66                     end if;
67                 when S11 =>
68                     if din='0' then
69                         next_state <= S110;
70                     else
71                         next_state <= S11;
72                     end if;
73                 when S110 =>
74                     if din='1' then
75                         next_state <= S1101;
76                     else
77                         next_state <= S0;
78                     end if;
79                 when S1101=>
80                     if din='0' then
81                         next_state <= S0;
82                     else
83                         next_state <= S11;
84                     end if;
85                 when others=>
86                     null;
87             end case;
88         end process;
89         comb2: process (present_state)
90         begin
91             if present_state = S1101 then
92                 dout <= '1';
93             else
94                 dout <= '0';
95             end if;
96         end process;
97     end Behavioral;
```




Fig 1 RTL diagram for Sequence Detector

Precaution:

Make sure that there are no syntax and Semantic errors.

Conclusion:

Hence, in this lab VHDL codes of behavior model of 1101 Sequence Detector were simulated and synthesized.