Objective: Write a program for structural model Full Adder Circuit.

Theory

The structural model of a Full Adder circuit depicts its composition using basic logic gates to perform binary addition. It processes three inputs (A, B, and C) to produce Sum and Carry-out outputs. The model typically employs two XOR gates for Sum calculation, along with AND and OR gates for Carry-out determination. This arrangement allows efficient processing of current bits and previous carries. The Full Adder's modular design enables cascading for multi-bit arithmetic operations, making it a fundamental building block in digital systems. This gate-level representation provides a clear understanding of the Full Adder's operation and serves as a blueprint for practical implementation in various digital circuits.

Source Code:

```
library IEEE;
32 use IEEE.STD LOGIC 1164.ALL;
33 entity FA 020313 is
    Port ( FA : in STD LOGIC;
34
              FB : in STD LOGIC;
35
              FSUM : out STD LOGIC;
36
              FCARRY : out STD LOGIC;
37
              FC : in STD LOGIC);
38
   end FA 020313;
39
40
41 architecture structure of FA 020313 is
42 component HA is
43 port (A: in STD LOGIC;
         B: in STD LOGIC;
44
         S: out STD LOGIC;
45
46
         C: out STD LOGIC);
         end component;
47
48
49 component OR Gate is
50 port(X: in STD LOGIC;
51
        Y: in STD LOGIC;
         Z: out STD LOGIC
52
53
         );
         end component;
54
55
56 signal U, V, W: STD LOGIC;
57 begin
58 U1 : HA port map (A=>FA, B=>FB, S=>U, C=>V);
59 U2 : HA port map (A=>U, B=>FC, S=>FSUM, C=>W);
   U3 : OR Gate port map(X=>V,Y=>W,Z=>FCARRY);
61 end structure:
```

```
30 library IEEE;
30 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
31
                                      31 use IEEE.STD LOGIC 1164.ALL;
32 entity HA is
                                       32 entity OR Gate is
        Port ( A : in STD_LOGIC;
33
                                              Port ( X : in STD_LOGIC;
                                       33
               B : in STD LOGIC;
34
                                                    Y : in STD LOGIC;
                                       34
35
               S : out STD_LOGIC;
                                                     Z : out STD LOGIC);
                                       35
               C : out STD_LOGIC);
36
                                       36 end OR_Gate;
37 end HA;
                                       37
38
                                          architecture Behavioral of OR_Gate is
                                       38
    architecture Behavioral of HA is
39
                                       39
40
                                       40 begin
41
   begin
                                       41 Z <= X OR Y;
42
   S <= A XOR B;
                                       42
43 C <= A AND B;
                                       43 end Behavioral;
44 end Behavioral;
```




Fig 1 RTL diagram for Full Adder using Structural Modeling

Precaution:

Make sure that there are no syntax and Semantic errors.

Conclusion:

Hence, in this lab VHDL codes of structural model of Full Adder Circuit were simulated and synthesized.