

Objective: Write a program for structural model Full Adder Circuit.

Theory

The structural model of a Full Adder circuit depicts its composition using basic logic gates to perform binary addition. It processes three inputs (A, B, and C) to produce Sum and Carry-out outputs. The model typically employs two XOR gates for Sum calculation, along with AND and OR gates for Carry-out determination. This arrangement allows efficient processing of current bits and previous carries. The Full Adder's modular design enables cascading for multi-bit arithmetic operations, making it a fundamental building block in digital systems. This gate-level representation provides a clear understanding of the Full Adder's operation and serves as a blueprint for practical implementation in various digital circuits.

Source Code:

```
31 library IEEE;
32 use IEEE.STD_LOGIC_1164.ALL;
33 entity FA_020313 is
34     Port ( FA : in  STD_LOGIC;
35           FB : in  STD_LOGIC;
36           FSUM : out STD_LOGIC;
37           FCARRY : out STD_LOGIC;
38           FC : in  STD_LOGIC);
39 end FA_020313;
40
41 architecture structure of FA_020313 is
42     component HA is
43     port (A: in STD_LOGIC;
44          B: in STD_LOGIC;
45          S: out STD_LOGIC;
46          C: out STD_LOGIC);
47     end component;
48
49     component OR_Gate is
50     port(X: in STD_LOGIC;
51          Y: in STD_LOGIC;
52          Z: out STD_LOGIC);
53     end component;
54
55     signal U,V,W: STD_LOGIC;
56 begin
57     U1 : HA port map (A=>FA, B=>FB, S=>U, C=>V);
58     U2 : HA port map (A=>U, B=>FC, S=>FSUM, C=>W);
59     U3 : OR_Gate port map (X=>V, Y=>W, Z=>FCARRY);
60 end structure;
```

```

30 library IEEE;
31 use IEEE.STD_LOGIC_1164.ALL;
32 entity HA is
33     Port ( A : in  STD_LOGIC;
34           B : in  STD_LOGIC;
35           S : out  STD_LOGIC;
36           C : out  STD_LOGIC);
37 end HA;
38
39 architecture Behavioral of HA is
40
41 begin
42     S <= A XOR B;
43     C <= A AND B;
44 end Behavioral;

```

```

30 library IEEE;
31 use IEEE.STD_LOGIC_1164.ALL;
32 entity OR_Gate is
33     Port ( X : in  STD_LOGIC;
34           Y : in  STD_LOGIC;
35           Z : out  STD_LOGIC);
36 end OR_Gate;
37
38 architecture Behavioral of OR_Gate is
39
40 begin
41     Z <= X OR Y;
42
43 end Behavioral;

```




Fig 1 RTL diagram for Full Adder using Structural Modeling

Precaution:

Make sure that there are no syntax and Semantic errors.

Conclusion:

Hence, in this lab VHDL codes of structural model of Full Adder Circuit were simulated and synthesized.