ELEC 374 – Digital Systems Engineering Phase 3 Report

Group 18

Divaydeep Singh 20143859

Lucas Austin 20061953

Code

Ctrl_unit.v

```
'timescale ins/10ps

Emodule ctrl_unit (
    output reg Gra, Grb, Grc, Rin, Rout, MDRin, MDRout, BAout, Cout, ELowout, PCin, IRin, output reg Hout, LOout, InPortout, OPin, LOin, EHighout, HIin, Yin, Zin, PCout, output reg IncPC, MaRin, read, wren, clr, conff_in, Run, output reg [3:0] ALUSelect, input [31:0] IR, input clk, reset, stp, output reg conff_out, R15ctrl
};
      2 3 4 5 6 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
                               parameter
reset_state = 7'b0000000, fetch0 = 7'b0000001, fetch1 = 7'b0000010, fetch2 = 7'b0000011, id = 7'b0000010, id = 7'b0000101, id = 7'b0001001, id = 7'b0000101, id = 7'b000001, id = 7'b000011, id
                                                         reg[6:0] Present_state = reset_state;
      25
26
27
30
31
32
33
33
34
40
41
42
43
44
45
55
55
57
58
57
58
59
60
61
62
63
64
                                             always @(posedge clk, posedge reset)
                                                  В
                                                                                        tetch2 : #40

begin

case(IR[31:27])

5'b00000 : Present_state = ld;

5'b00001 : Present_state=ld;

5'b00001 : Present_state=st;

5'b00010 : Present_state=st;

5'b00101 : Present_state=sub;

5'b00100 : Present_state=sub;

5'b00101 : Present_state=shl;

5'b00101 : Present_state=shl;

5'b00101 : Present_state=rol;

5'b01000 : Present_state=rol;

5'b01001 : Present_state=orl;

5'b01001 : Present_state=orl;

5'b01010 : Present_state=andi;

5'b01101 : Present_state=andi;

5'b01101 : Present_state=mol;

5'b0111 : Present_state=wil;

5'b01110 : Present_state=in;

5'b10001 : Present_state=in;

5'b1001 : Present_state=in;

5'b1001 : Present_state=in;

5'b1010 : Present_state=in;

5'b1010 : Present_state=in;

5'b1010 : Present_state=in;

5'b1011 : Present_state=mol;

5'b1011 : Present_state=mol;

5'b1011 : Present_state=mfh;

5'b1011 : Present_state=mfh;

5'b1001 : Present_state=mfh;

5'b1001 : Present_state=mfh;
                                                                                    ____state=n
____state=n
____state=n
____state=n
____state=nalt;
endcase
end
#40 Present_state = 1d2;
#40 Present_state = 1d3;
#40 Present_state = 1d4;
#40 Present_state = 1d5;
#40 Present_state = fetch0;
                                                                                        1d3
1d4
1d5
                                                                                          //ldi
                                                                                                                                     : #40 Present_state = 1di2;
: #40 Present_state = 1di3;
: #40 Present_state = fetch0;
                                                                                        ldi2
ldi3
                                                                                          //st
st
st2
st3
st4
st5
                                                                                                                                                                             #40 Present_state = st2;
#40 Present_state = st3;
#40 Present_state = st4;
#40 Present_state = st5;
#40 Present_state = fetch0;
                                                                                          //addi
addi
addi2
addi3
                                                                                                                                                                               #40 Present_state = addi2;
#40 Present_state = addi3;
#40 Present_state = fetch0;
                                                                                          //ori
                                                                                                                                                                               #40 Present_state = ori2;
#40 Present_state = ori3;
#40 Present_state = fetch0;
                                                                                           ori2
                                                                                          ori3
                                                                                          //andi
andi
andi2
andi3
                                                                                                                                                                               #40 Present_state = andi2;
#40 Present_state = andi3;
#40 Present_state = fetch0;
```

```
//br
br
br2
br3
br4
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
121
122
123
124
125
126
127
128
129
131
131
132
133
134
135
136
137
                                                                                                                   #40 Present_state = br2;
#40 Present_state = br3;
#40 Present_state = br4;
#40 Present_state = fetch0;
                                                      //jal
jal
jal2
                                                                                                          #40 Present_state = jal2;
#40 Present_state = fetch0;
                                                      //add
add
add2
add3
add4
                                                                                                          #40 Present_state = add2;
#40 Present_state = add3;
#40 Present_state = add4;
#40 Present_state = fetch0;
                                                      //sub
sub
sub2
sub3
sub4
                                                                                                          #40 Present_state = sub2;
#40 Present_state = sub3;
#40 Present_state = sub4;
#40 Present_state = fetch0;
                                                      //shr
shr
shr2
shr3
shr4
shr5
                                                                                                         #40 Present_state=shr2;
#40 Present_state=shr3;
#40 Present_state=shr4;
#40 Present_state=shr5;
#40 Present_state=fetch0;
                                                      //shl
shl
shl2
shl3
shl4
                                                                                                         #40 Present_state=shl2;
#40 Present_state=shl3;
#40 Present_state=shl4;
#40 Present_state=shl5;
#40 Present_state=fetch0;
                                                      sh15
138
139
141
141
142
143
145
146
147
150
151
152
154
155
157
158
161
161
163
164
165
166
167
170
171
172
173
174
175
                                                                                                         #40 Present_state=ror2;
#40 Present_state=ror3;
#40 Present_state=ror4;
#40 Present_state=ror5;
#40 Present_state=fetch0;
                                                      //rol
rol2
rol3
rol4
rol5
rol6
                                                                                                         #40 Present state=rol2;
#40 Present state=rol3;
#40 Present state=rol4;
#40 Present state=rol5;
#40 Present state=rol6;
#40 Present state=fetch0;
                                                      //and
and1
and2
and3
                                                                                                          #40 Present state=and2;
#40 Present state=and3;
#40 Present_state=fetch0;
                                                     //or
or1
or2
or3
                                                                                                          #40 Present_state=or2;
#40 Present_state=or3;
#40 Present_state=fetch0;
                                                      //mul
mul
mul2
mul3
mul4
mul5
                                                                                                         #40 Present_state=mul2;
#40 Present_state=mul3;
#40 Present_state=mul4;
#40 Present_state=mul5;
#40 Present_state=fetch0;
                                                      //div
                                                                                                          #40 Present_state=div2;
#40 Present_state=div3;
#40 Present_state=div4;
#40 Present_state=fetch0;
                                                      div
div2
div3
div4
                                                      //neg
neg
neg2
  175
176
177
178
180
181
182
183
184
185
186
187
188
190
191
192
193
194
195
196
197
198
                                                                                                            #40 Present_state=neg2;
#40 Present_state=fetch0;
                                                      //nop
nop
                                                                                                           #40 Present_state=fetch0;
                                                      //halt
halt
                                                                                                           #40 Present_state=halt;
                                                      //mfhi
mfhi
                                                                                                           #40 Present_state=fetch0;
                                                      //mflo
mflo
                                                                                                           #40 Present_state=fetch0;
                                            //jr
jr
endcase
                                                                                                           #40 Present_state=fetch0;
```

```
always@(Present_state)
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
                              0
                                                             case (Present state)
                                                                           se(Present_state)
reset_state:begin
Gra <= 0; Grb <= 0; Grc <= 0; Rin <= 0; Rout <= 0; MDRout <= 0; MDRout <= 0; BBout <= 0; Cout <= 0; Elowout <= 0; Elowout <= 0; PDIn <= 0; Cout <= 0; Cout <= 0; Elowout <= 0; PDIn <= 0; PDIN
                                                                             end
fetch0: begin
Gra <= 0; Grb <= 0; Grc <= 0; Rin <= 0;Rout <= 0;MDRin <= 0;MDRout <= 0;BAout <= 0;Cout <= 0;ZLowout <= 0;
PCin <= 0;IRin <= 0;HIout <= 0;LOout <= 0;InPortout <= 0;DPin <= 0;LOin <= 0;ZHighout <= 0;HIin <= 0;
Yin <= 0; IncPC <= 0;read <= 0; wren <= 0;clr <= 0;conff_in <= 0; conff_out <= 0; R1Sctrl <= 0;
                                                                                               PCout <= 1; MARin <= 1; ALUselect <= 4'b1001; IncPC <= 1; Zin <= 1;
                                                                             end
fetch1: begin
   MARin <= 0; PCout <= 0; ALUselect <= 4'b0000; IncPC <= 0; Zin <= 0;
   ZLowout <= 1; PCin <= 1; read <= 1; MDRin <=1;</pre>
       220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
                                                                             end
fetch2: begin
    ZLOWOUT <= 0;MDRin <= 0;PCin <= 0;read <= 0;
MDRout <= 1;IRin <= 1;
end</pre>
                                         //1d
                                                                           1d:
                                                                                               begin
IRin <= 0;
MDRout <= 0;</pre>
                                                                          Yin <= 1;
Grb <= 1;
BAout <= 1;
end
                                                                                    1d2:
   237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
                                                                                                      2:

begin

Grb <= 0;

Yin <= 0;

BAout <= 0;
                                                                                                      Cout <= 1;
                                                                                                   Zin <= 1;
                                                                                                        ALUselect <= 4'b0001;
                                                                                    ld3:
    begin
    Cout <= 0;
    Zin <= 0;</pre>
       256
257
258
259
260
261
262
263
264
265
                                                                                   ZLowout <= 1;
MARin <= 1;
end</pre>
                                                                                 ld4: begin
  ZLowout <= 0;
  MARin <= 0;</pre>
                                                                                   MDRin <= 1;
  read <= 1;
end</pre>
       266
267
268
269
270
271
272
273
274
275
276
                                                                                 ld5: begin
   MDRin <= 0;
   read <= 0;</pre>
                                                                                    MDRout <= 1;
Gra <= 1;
Rin <= 1;
end
       277
278
279
280
281
282
283
284
285
286
287
288
299
291
292
293
294
295
296
297
                                     //ldi ldi: begin

| Idi: begin
| MDRout <= 0; IRin <= 0;
| Grb <=1; BAout <=1; Yin <=1;
                                                                                 #20
ALUselect <=4'b0001;
end
                                                                               ldi3: begin
    Cout <=0; Zin<=0;
    Gra<=1; ZLowout <=1; Rin<=1;
end</pre>
                                     //st
                                                                           st: begin
   MDRout <= 0; IRin <= 0;
   Grb <=1; BAout<=1; Yin <=1;</pre>
       298
299
300
301
302
                                                                                 end
st2: begin
Grb <=0; BAout<=0; Yin <=0;
Cout <=1; Zin<=1; ALUselect <=4'b0001;</pre>
     303 | 304 | E | 305 | 306 | 307 | 308 | E | 309 | 310 | 311 | 312 | 313 | E | 315 | 316 | 317 | 316 | 317 | 316 | 317 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 316 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 317 | 
                                                                                 end
st3: begin
  Cout <=0; Zin<=0;
  ZLowout <=1; MARin<=1;</pre>
                                                                                 st5: begin
                                                                                                 MDRin<=0;
Rout <= 0; Gra <=0;
MDRout<=1; wren<=1;
```

```
addi: begin
   MDRout <= 0; IRin <= 0;
   Grb <=1; Rout<=1; Yin <=1;</pre>
                              end addi2: begin 

Grb <=0; Rout<=0; Yin <=0; 

Cout <=1; Zin<=1; 

$20 

ALUselect <= 4'b0001; 

and
                              nd
addi3: begin
Cout <=0; Zin<=0;
ZLowout <=1; Gra<=1; Rin<=1;
                              ori: begin

MDRout <= 0; IRin <= 0;

Grb <=1; Rout<=1; Yin <=1;
                             ori2: begin

ori2: begin

Grb <=0; Rout<=0; Yin <=0;

Cout <=1; Zin<=1;

#20

ALUselect <= 4'b0111;
                              ALUSelect <= 4'Dull;
end
ori3: begin
Cout <=0; Zin<=0;
ZLowout <=1; Gra<=1; Rin<=1;
end
  ii
  andi: begin
  MDRout <= 0; IRin <= 0;
  Grb <=1; Rout<=1; Yin <=1;</pre>
                             end andi2: begin Grb <=0; Yin <=0; Cout <=1; Zin<=1; #20 ALUselect <= 4'b0110;
                              end
andi3: begin
Cout <=0; Zin<=0;
ZLowout <=1; Gra<=1; Rin<=1;
end
                             br: begin
  MDRout <= 0; IRin <= 0;
  Gra <=1; Rout<=1; conff_in <=1;
}</pre>
                              end
br2: begin
    Gra <=0; Rout<=0; conff_in <=0;
    PCout<=1; Yin<=1;
end</pre>
                              end
br3: begin
PCout<=0; Yin<=0;
Cout<=1; Zin <=1;
ALUselect <=4'b0001;
                              end
br4: begin
   Cout<=0; Zin <=0;
   ZLowout<=1; conff_out<=1;
end</pre>
   385 386 389 389 391 392 393 394 401 402 405 406 407 411 412 413 414 415 417 418 419 419 419
              |//jr
⊟
                              jr: begin
    MDRout <= 0; IRin <= 0;
    Gra <=1; Rout<=1; PCin <=1;
end</pre>
             //jal
                              jal: begin
MDRout <= 0; IRin <= 0;
R15ctrl <=1; PCout <=1;
end</pre>
                              jal2: begin
   R15ctrl <=0; PCout <=0;
   Gra <=1; Rout<=1; PCin<=1;
end</pre>
            //mfhi
mfhi: begin
mMDRout <= 0; IRin <= 0;
Gra <=1; Rin<=1; HTout <=1;
end
                              mflo: begin
MDRout <= 0; IRin <= 0;
Gra <=1; Rin<=1; LOout <=1;
end
            //in

in: begin

MDRout <= 0; IRin <= 0;

Gra <=1; Rin<=1; InFortout <=1;

end
```

```
out: begin
   MDRout <= 0; IRin <= 0;
   Gra <=1; Rout<=1; OPin <=1;</pre>
                       or1: begin

MDRout <= 0; IRin <= 0;

Grb <=1; Rout <=1; Yin <=1;
                        end
or2: begin
    Grb <=0; Yin <=0;
    Grc <= 1; Rout <= 1; Zin<=1;</pre>
                              #20
ALUselect <= 4'b0111;
                        end
or3: begin
   Grc <= 0; Rout <= 0; Zin<=0;
   Gra<=1; ZLowout<=1; Rin <=1;
end</pre>
                       and1: begin

MDRout <= 0; IRin <= 0;

Grb <=1; Rout <=1; Yin <=1;
                      end and2: begin 

Grb <=0; Yin <=0; 

Grc <= 1; Rout <= 1; Sin<=1; 

$20 

ALUselect <= 4'b0110;
                        AndSelect <= 4'D0110;
end
and3: begin
Grc <= 0; Rout <= 0; Zin<=0;
Gra<=1; ZLowout<=1; Rin <=1;
end
        //ADD

add: begin

MDRout <= 0; IRin <= 0;

Grb <=1; Rout <=1; Yin <=1;
459
460
461
462
463
464
465
466
467
470
471
472
473
474
475
476
477
481
481
482
483
484
487
488
489
489
                        end
add2: begin
   Grb <=0; Yin <=0;
   Grc <= 1; Rout <= 1; Zin<=1;</pre>
                              #20
ALUselect <= 4'b0001;
                        end
add3: begin
   Grc <= 0; Rout <= 0; Zin<=0;
   Gra<=1; ZLowout<=1; Rin <=1;
end</pre>
          end
sub2: begin
Grb <=0; Yin <=0;
Grc <= 1; Rout <= 1; Zin<=1;
#20
ALUselect <= 4'b0010;</pre>
                        end
sub3: begin
Grc <= 0; Rout <= 0; Zin<=0;
Gra<=1; ZLowout<=1; Rin <=1;
end</pre>
mul: begin
MDRout <= 0; IRin <= 0;
    Gra <=1; Rout <=1; Yin <=1;
end</pre>
                       end
mul2: begin
    Gra <=0; Yin <=0;
    Grb <= 1; Rout <= 1; Zin<=1;</pre>
                       #20
ALUselect <= 4'b0011;
                       end
mul3: begin
   Grb <= 0; Rout <= 0; Zin<=0;
   ZLowout<=1; Loin <=1;
----</pre>
                       end
mul4: begin
LOin <=0; ELowout<=0; EHighout <=1; HIin <= 1;
end
              div: begin

MDRout <= 0; IRin <= 0;

Gra <=1; Rout <=1; Yin <=1;
end
                 end
div2: begin
Gra <=0; Yin <=0;
Grb <= 1; Rout <= 1; Zin<=1;
                       #20
ALUselect <= 4'b0101;
                 end
div4: begin
LOin <=0; ZLowout<=0; ZHighout <=1; HIin <= 1;
end
```

```
//SHR
                         shr: begin
   MDRout <= 0; IRin <= 0;
   Grb <=1; Rout <=1; Yin <=1;</pre>
531
532
                         shr2: begin
535
536
537
                                Grb <=0; Yin <=0;
Grc <= 1; Rout <= 1; Zin<=1;
538
539
540
541
542
543
544
545
                                ALUselect <= 4'b1101;
                         end
shr3: begin
   Grc <= 0; Rout <= 0; Zin<=0;
   Gra<=1; ZLowout<=1; Rin <=1;</pre>
        ė
546
547
548
549
550
551
552
553
554
555
556
           //SHL
                         shl: begin
MDRout <= 0; IRin <= 0;</pre>
                                \texttt{Grb} <= 1; \; \texttt{Rout} <= 1; \; \texttt{Yin} <= 1;
                         shl2: begin
         Ġ
                                Grb <=0; Yin <=0;
Grc <= 1; Rout <= 1; Zin<=1;
                                ALUselect <= 4'b1100;
                         end
shl3: begin
   Grc <= 0; Rout <= 0; Zin<=0;
   Gra<=1; ZLowout<=1; Rin <=1;</pre>
557
558
 559
560
561
       |//ROR
⊟
562
563
564
565
566
567
                     ror: begin
   MDRout <= 0; IRin <= 0;
   Grb <=1; Rout <=1; Yin <=1;</pre>
                     end
ror2: begin
Grb <=0; Yin <=0;
Grc <= 1; Rout <= 1; Zin<=1;
#20
568
569
570
571
572
573
574
575
576
577
580
581
582
583
584
585
586
587
590
591
592
593
594
595
596
597
598
599
600
601
602
                           ALUselect <= 4'b1111;
                     end
ror3: begin
    Grc <= 0; Rout <= 0; Zin<=0;
    Gra<=1; ZLowout<=1; Rin <=1;
end
                    rol: begin
MDRout <= 0; IRin <= 0;
Grb <=1; Rout <=1; Yin <=1;
                     end
rol2: begin
   Grb <=0; Yin <=0;
   Grc <= 1; Rout <= 1; Zin<=1;
#20</pre>
                           ALUselect <= 4'b1110;
                    end rol3: begin Grc <= 0; Rout <= 0; Zin<=0; Gra<=1; ZLowout<=1; Rin <=1; end
         //NEG
               meg: begin

MDRout <= 0; IRin <= 0;

Grb<=1;Rout <=1;ALUselect <= 4'b1000;Zin <=1;
               end
neg2: begin
Grb<=0; Rout <=0; Zin <=0;
ZLowout <=1; Gra <=1; Rin <=1;
end
604
605
        |//NOT
□ not
                 not1: begin
    MDRout <= 0; IRin <= 0;
    Grb<=1;Rout <=1;ALUselect <= 4'b1010;Zin <=1;</pre>
606
607
 608
                  not2: begin
   Grb<=0; Rout <=0; Zin <=0;
   ZLowout <=1; Gra <=1; Rin <=1;</pre>
609
610
611
612
 613
           //NOP
614
615
                  nop:begin
616
617
618
                   end
619
620
621
        nop2:begin
                   end
622
623
                halt:begin
 624
625
626
                   Run <= 0;
end
 627
628
629
       endcase
end
630 Lend
631 endmodule
```

main1.v

```
nodule main1(
input Rin,
input Rout,
input Rout,
input Hin, Loin, Pcin, IRin, Yin, InFortout, Zin, conIn, outFortin, RISctrl,
input HIin, Loin, Pcout, MDRout, MDRin, MARin, MDRread, memWrite, Cout, clk, IncPC, ZLowout, ZHighout, conOut, BAout, Gra, Grb, Grc,
input [3:0] ALUselect,
 6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
                                          input [31:0] MDatain,
output [31:0] IRdata
);
                                         wire [63:0] ZReg;
wire [31:0] bus, PCtemp;
wire clr;
wire IROut, RI5in;
wire [31:0] YData, XData;
wire [31:0] ZLowData, ZHighData;
                                         wire [31:0] ROtemp, busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10, busInR11, busInR12, busInR13, busInR14, busInR15, busInR16, busInR17, busInR18, busInR18, busInR18, busInR19, busInR
                                          wire [15:0] genRegIn, genRegOut;
                                        ctrl_unit ctrl(Gral, Grbl, Grcl, Rinl, Routl, MDRinl, MDRoutl, BAoutl, Coutl, ZLowoutl, PCinl, IRinl, HIoutl, LOoutl,
InPortoutl, outPortinl, LOinl, EHighoutl, Hinl, Yinl, Zinl, PCoutl, IncPCl, MARinl, readl, wrenl, clrl, conInl, Runl,
ALUselectl, IRdatal, clkl, resetl, stpl, conOutl);
                                         gen_reg r0(R0temp, bus, genRegIn[0], clr, clk);
                                          assign busInR0 = BAout ? 32'b0 : R0temp;
                                           gen_reg r1(busInR1, bus, genRegIn[1], clr, clk);
gen_reg r2(busInR2, bus, genRegIn[2], clr, clk);
gen_reg r3(busInR3, bus, genRegIn[3], clr, clk);
gen_reg r3(busInR3, bus, genRegIn[3], clr, clk);
gen_reg r5(busInR5, bus, genRegIn[4], clr, clk);
gen_reg r5(busInR5, bus, genRegIn[5], clr, clk);
gen_reg r6(busInR6, bus, genRegIn[6], clr, clk);
gen_reg r7(busInR7, bus, genRegIn[6], clr, clk);
gen_reg r3(busInR8, bus, genRegIn[6], clr, clk);
gen_reg r3(busInR10, bus, genRegIn[6], clr, clk);
gen_reg r3(busInR10, bus, genRegIn[1], clr, clk);
gen_reg r3(busInR12, bus, genRegIn[1], clr, clk);
gen_reg r3(busInR12, bus, genRegIn[1], clr, clk);
gen_reg r3(busInR14, bus, genRegIn[1], clr, clk);
gen_reg r3(busInR15, bus, genRegIn[1], clr, clk);
assign R15in = genRegIn[15] | R15ctrl;
                                            sel enc selectEncodeLogic(IRdata, Rin, Rout, BAout, Cout, Gra, Grb, Grc, genRegIn, genRegOut, busInc);
                                            con_ff conFF(IRdata, bus, conIn, clk, conFFOut);
inoutport inOutPort(outPortin, clr, clk, inPortout, busInInPort, bus);
                                            gen_reg ir(IRdata, bus, IRin, clr, clk);
pc_reg pc(busInPC, bus, PCin, conOut, conFFOut, IncPC, clr, clk);
                                            memSubsys memSys(MARin, busInMDR, MDatain, bus, MDRin, MDRread, memWrite, clr, clk);
                                             gen reg hi(busInHI, bus, HIin, clr, clk);
gen reg lo(busInLO, bus, LOin, clr, clk);
gen reg y(YDAIa, bus, Yin, clr, clk);
z_reg_64 z(busInZ, ZReg, Zin, ZLowout, ZHighout, clr, clk);
                                              //ALU alu alu(ALUselect, clk, YData, bus, ZReg, carry);
                                           // Bus
bus_inst(busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10, busInR11,
busInR12, busInR13, busInR13, busInR14, busInR15, busInR0, busInZ, busInP5, busInMDR, busInInPort, busInC,
genRegOut[0], genRegOut[1], genRegOut[2], genRegOut[3], genRegOut[4], genRegOut[6], genRegOut[6], genRegOut[6],
genRegOut[9], genRegOut[10], genRegOut[11], genRegOut[12], genRegOut[13], genRegOut[14], genRegOut[14], genRegOut[15], HIout,
LOout, ZHighout, ZLowout, PCout, MDRout, InPortout, Cout, bus, clk);
```

pc_reg.v

```
⊟module pc_reg(
              output reg [31:0] Q, input [31:0] D,
 2
 3
              input wr, conffwr, conffen, inc, clr, clk
    L);
 5
              initial Q=0;
 6
              reg incHelp, wrHelp;
 7
 8
              initial incHelp=0;
9
              initial wrHelp=0;
10
    always @(posedge clk)
11 ⊟ begin
12
              if(inc)
13
                 incHelp <= 1;
14
              if(wr)
15
                 begin
                    Q <= D;
16
                    wrHelp <= 1;
17
18
                 end
19
              if(!wr && wrHelp)
20 🗏
                 begin
21
                    wrHelp <= 0;
22
                    if(incHelp)
23
                       begin
24
                         incHelp <= 0;
25
                         Q <= Q+1;
26
                       end
27
                 end
28
              if(conffen && conffwr)
29
                 Q <= D;
30
              if(clr)
31
                 Q \ll 0;
32
        end
33
    endmodule
34
```

memSubsys.v

datapath_tb.v

```
`timescale 1ns/10ps
module datapath_tb;
                  wire Rin;
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 22 2 23 24 25 6 27 28 29 31 32 23 33 4 35 36 37 38 39
                  wire Rout;
                  wire HIin, LOin, PCin, IRin, Yin, InPortout, Zin, conIn, outPortin, R15ctrl;
                  wire HIout, LOout, PCout, MDRout, MDRin, MARin, MDRread, Cout, IncPC, ZLowout, ZHighout;
                  reg clk;
                  wire conOut, BAout, Gra, Grb, Grc;
                  wire[3:0] ALUselect;
reg[31:0] MDatain;
wire Read, Write;
                  wire [31:0]IRdata;
                  reg[3:0] Present_state = Default;
                main1 DUT (.Rin(Rin), .Rout(Rout), .HIin(HIin), .LOin(LOin), .PCin(PCin), .IRin(IRin), .Yin(Yin), .InPortout(InPortout),
.2in(Zin), .conIn(conIn), .outPortin(outPortin), .RISctrl(RISctrl), .HIout(HIout), .LOout(LOout), .PCout(PCout), .MDRout(MDRout), .MDRin(MDRin),
.MARin(MDRin), .MDRread(Read), .mem@rite(Write), .Cout(Cout), .clk(clk), .InCPC(InCPC), .ZLOwout(ZLOwout), .ZHighout(ZHighout),
.conOut(conOut), .BAout(BAout), .Gra(Gra), .Grb(Grb), .Grc(Grc), .ALUselect(ALUselect), .MDatain(MDatain), .IRdata(IRdata));
        ₽
                  //control signals seem to work, but IR in ctrl_unit isn't recieving data in current form ctrl_unit ctrl(Gra, Grb, Grc, Rin, Rout, MDRin, MDRout, BAout, Cout, ZLowout, PCin, IRin, HIout, LOout, InPortout, outPortin, Loin, ZHighout, HTin, Yin, Zin, PCout, IncPC, MARin, Read, Write, clr, conIn, Run, ALUselect, IRdata, clk, reset, stp, conOut, R15ctrl);
41
42
43
44
45
46
47
48
50
51
55
55
55
66
66
67
66
67
77
77
77
            initial
                                    begin
    clk = 0;
    forever #5 clk = ~clk;
        ⊟
     end

always @ (posedge clk)

begin

case (Present_state)

Default

T0

T1

T2

T3

T4

T5

T6
                                                                                                                Present_state = T0;
Present_state = T1;
Present_state = T2;
Present_state = T3;
Present_state = T4;
Present_state = T6;
Present_state = T6;
Present_state = T7;
                               end
            //always @(Present_state)
                                begin
                                             case(Present_state)
Default:begin
                                                                                     in


Rout <=0; Rin <=0;
HIOut <=0; LOout <=0; InPortout <=0; Cout <=0;
LOin <=0; HIOut <=0; InPortout <=0; Cout <=0;
LOin <=0; Zlowout <=0; Zhighout <=0; MDRout <=0;
MARin <=0; Zin <=0;
PCin <=0; MORIn <=0; Rin <=0; Yin <=0;
IncPC <=0; Read <=0; Write <=0; ALUselect <=0;
MDRatain<=32'h00000000;
MDatain<=32'h00000000;
```

```
T0: begin #5 PCout <= 1; MARin <= 1; IncPC <= 1; Zin <= 1; ALUselect <= 4'b1001; #30 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0; ALUselect <= 4'b0000; end
                              T1: begin #5 ZLowout <= 1; PCin <= 1; Read <=1; MDRin <=1; #30 ZLowout <= 0; PCin <= 0; Read <=0; MDRin <=0; end
                              T3: begin #5 Grb <= 1; BAout <= 1; Yin <= 1;
#30 Grb <= 0; BAout <= 0; Yin <= 0; end
                               T4: begin #5 Cout <= 1; ALUselect <= 4'b0001; Zin <= 1; #30 Cout <= 0; ALUselect <= 4'b0000; Zin <= 0; end
                              T7: begin #5 MDRout <= 1; Gra <= 1; Rin <= 1; #30 MDRout <= 0; Gra <= 0; Rin <= 0; end
                              T4: begin #5 Cout <= 1; ALUselect <= 4'b0001; Zin <= 1; #30 Cout <= 0; ALUselect <= 4'b0000; Zin <= 0; end
                              T5: begin #5 ZLowout <= 1; Gra <= 1; Rin <= 1; #30 ZLowout <= 0; Gra <= 0; Rin <= 0; end
                              T4: begin #5 Cout <= 1; ALUselect <= 4'b0001; Zin <= 1; #30 Cout <= 0; ALUselect <= 4'b0000; Zin <= 0; end
                              T6: begin #5 MDRin <= 1; Gra <= 1; Rout <= 1; #30 MDRin <= 0; Gra <= 0; Rout <= 0; end
```


```
//// T4: begin #5 Cout <= 1; ALUselect <= 4'b0111; Zin
//// #30 Cout <= 0; ALUselect <= 4'b0011; Zin
//// T5: begin #5 ZLowout <= 1; Gra <= 1; Rin <= 1;
//// #30 ZLowout <= 0; Gra <= 0; Rin <= 0; ed
/////brzr, brnz, brp1, brmi
// T3: begin #5 FCout <= 1; Rout <= 1; conIn <= 1;
/// #30 Fra <= 0; Rout <= 0; conIn <= 0; end
///
/// T4: begin #5 PCout <= 1; Yin <= 1;
/// #30 PCout <= 0; Yin <= 0; end
///
/// T5: begin #5 Cout <= 1; ALUselect <= 4'b0001; Zin <= 1;
/// #30 Cout <= 0; ALUselect <= 4'b0000; Zin <= 1;
/// T6: begin #5 ZLowout <= 1; conOut <= 0; end
///
/// T6: begin #5 ZLowout <= 1; conOut <= 0; end
///
/// T6: begin #5 Gra <= 1; Rout <= 1; PCin <= 1;
//// #30 Gra <= 0; Rout <= 0; PCin <= 0; end
///
//// T3: begin #5 Gra <= 1; Rout <= 1; PCin <= 1;
//// #30 RISctrl <= 1; PCout <= 0; end
/////
//// T3: begin #5 Gra <= 1; Rout <= 1; PCin <= 1;
//// #30 RISctrl <= 0; FCout <= 0; end
/////
//// T3: begin #5 HIout <= 1; Gra <= 1; Rin <= 1;
////
//// T3: begin #5 HOout <= 1; Gra <= 1; Rin <= 0; end
////
//// T3: begin #5 Gra <= 1; Rout <= 1; Rin <= 1;
////
//// T3: begin #5 Gra <= 1; Rout <= 1; Rin <= 0; end
////
//// T3: begin #5 Gra <= 1; Rin <= 1; Rin <= 0; end
////
//// T3: begin #5 Gra <= 1; Rin <= 1; Rin <= 0; end
////
//// T3: begin #5 Gra <= 1; Rin <= 1; Rin <= 0; end
////
//// T3: begin #5 Gra <= 1; Rin <= 1; InPortout <= 0; end
////
//// T3: begin #5 Gra <= 1; Rin <= 1; InPortout <= 0; end
////
/// endcase
/// end
endmodule</pre>
158
159
                                                                         T4: begin #5 Cout <= 1; ALUselect <= 4'b0111; Zin <= 1;
#30 Cout <= 0; ALUselect <= 4'b0000; Zin <= 0; end
  160
161
                                                                    T5: begin #5 ZLowout <= 1; Gra <= 1; Rin <= 1; #30 ZLowout <= 0; Gra <= 0; Rin <= 0; end
 161
162
163
164
165
166
167
 168
169
170
171
172
173
174
175
176
177
178
179
180
181
                                                           T5: begin #5 Cout <= 1; ALUselect <= 4'b0001; Zin <= 1;
#30 Cout <= 0; ALUselect <= 4'b0000; Zin <= 0; end
                                                                    T3: begin #5 Gra <= 1; Rout <= 1; PCin <= 1;
#30 Gra <= 0; Rout <= 0; PCin <= 0; end
  182
183
 183
184
185
186
187
188
                                                                         T4: begin #5 Gra <= 1; Rout <= 1; PCin <= 1; #30 Gra <= 0; Rout <= 0; PCin <= 0; end
                                                                      T3: begin #5 HIout <= 1; Gra <= 1; Rin <= 1; #30 HIout <= 0; Gra <= 0; Rin <= 0; end
  190
191
 191
192
193
194
195
196
197
                                                                    T3: begin #5 LOout <= 1; Gra <= 1; Rin <= 1;
#30 LOout <= 0; Gra <= 0; Rin <= 0; end
                                                                  T3: begin #5 Gra <= 1; Rout <= 1; outPortin <= 1;
                                                                                  #30 Gra <= 0; Rout <= 0; outPortin <= 0; end
  198
 199
200
201
202
203
  205
```

Functional Simulations


Instructions 0-15



Instructions 16-31




Instructions 32-end



State of memory

Memory before run



Memory after run

0000000c 0000001c 0000003c 0000005c 0000006c 0000009c

Memory before run (Hex)

Memory after run (Hex)