ELEC 374 – Digital Systems Engineering Lab 1 Report

Divaydeep Singh, 20143859

Lucas Austin, 20061953

ALU

```
module alu(
         input [3:0] select,
         input clk,
input signed [31:0] A,
         input signed [31:0] B,
         output [63:0] Z,
         output carry
);
wire [63:0] mult_res;
wire[31:0] ror_res, rol_res;
reg [31:0] RLo, RHi;
assign Z = {RHi, RLo};
initial RHi = 0;
multiply mult(mult_res,A,B);
rotate_right ror(ror_res,A,B);
rotate_left rol(rol_res,A,B);
always @ (posedge clk)
begin
      case(select)
             4'b0001:
                  RLo <= A+B;
             4'b0010:
                   RLo <= A-B;
             4'b0011:
                   begin
                       RLo <= mult_res[31:0];</pre>
                      RHi <= mult_res[63:32];</pre>
             4'b0101:
                    begin
                      RHi <= A%B;
                       RLo \ll (A-RHi)/B;
                    end
             4'b0110:
                    RLo <= A & B;
             4'b0111:
                    RLo \ll A|B;
             4'b1000:
                    RLo <= \simB+1;
             4'b1010:
                    RLo <= \simB;
             4'b1011:
                    RLo <= A>>> B;
             4'b1100:
                    RLo <= A<<B;
             4'b1101:
                    RLo <= A>>B;
             4'b1110:
                    RLo <= rol_res;
             4'b1111:
                   RLo <= ror_res;
             default:
                   RLo <= RLo;
          endcase
       end
endmodule
```

BUS

```
module bus(
   input [31:0] busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10, busInR11,
   busInR12, busInR13, busInR14, busInR15, busInH1, busInL0, busInZ, busInPC, busInMDR, busInInPort, busInC,
   input R0out, R1out, R2out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, HIout,
        LOout, ZHighout, ZLowout, PCout, MDRout, InPortout, Cout,
   output [31:0] bus,
   input clk
);

wire[4:0] intermediate;

bus_enc encoder(R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out,
        R15out, H1out, L0out, ZHighout, ZLowout, PCout, MDRout, InPortout, Cout, intermediate, clk);

bus_mux multiplexer(busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10,
        busInR12, busInR13, busInR14, busInR15, busInH1, busInL0, busInZ, busInPC, busInMDR, busInInPort, busInC,
        intermediate, bus,clk);
```

endmodule

BUS Encoder

```
input ROout, Rlout, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, H1out,
                                                    LOout, ZHighout, ZLowout, PCout, MDRout, InPortout, Cout,
output reg[4:0] encoded,
input clk
wire[31:0] outCombined;
assign outCombined = {ROout, Rlout, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, H1out, R10out, R10
                                                    LOout, ZHighout, ZLowout, PCout, MDRout, InPortout, Cout);
always @ (outCombined, clk)
         : encoded<=1;
                                                                                                                                              encoded<=2;
                                                                                                                                              encoded<=3;
                                                                                                                                       : encoded<=4;
                                                                                                                                              encoded<=5;
                                                                                                                                             encoded<=6;
                                                                                                                                             encoded<=7:
                                                                                                                                            encoded<=9;
                  encoded<=10:
                                                                                                                                 : encoded<=12;
                                                                                                                                           encoded<=13:
                                                                                                                                      : encoded<=15;
                  : encoded<=16;
                                                                                                                                             encoded<=17;
                                                                                                                                     : encoded<=18;
                                                                                                                                              encoded<=19;
encoded<=20;
                                                                                                                                      : encoded<=21:
                                                                                                                                   : encoded<=22;
: encoded<=23;
                                     default
                                                                                                                                      : encoded<=5'bx;
```

BUS Multiplexer

```
module bus_mux(
   input [31:0] busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10, busInR11,
   busInR1, busInR2, busInR1, busInR2, busInR1, busInR2, busInR2, busInR1, busInR1, busInR2, busInR1, busInR2, busInR1, busInR2, busInR2, busInR1, busInR2, busInR2, busInR2, busInR2, busInR2, busInR2, busInR2, busInR2, busInR2, busInR3, busInR
                                                               busInR12, busInR13, busInR14, busInR15, busInHI, busInLO, busInZ, busInPC, busInMDR, busInInPort, busInC,
            input [4:0] encoded,
            output reg [31:0] bus,
input clk
            always @ (encoded, clk)
    case (encoded)
                         23 : bus<=busInR0;</pre>
                         22 : bus<=busInR1;</pre>
                         21 : bus<=busInR2;</pre>
                         20 : bus<=busInR3;</pre>
                         19 : bus<=busInR4;</pre>
                         18 : bus<=busInR5;</pre>
                         17 : bus<=busInR6;</pre>
                         16 : bus<=busInR7;
15 : bus<=busInR8;</pre>
                         14 : bus<=busInR9;</pre>
                                              bus<=busInR10;</pre>
                         12: bus<=busInR11;
11: bus<=busInR12;
10: bus<=busInR13;
                                              bus<=busInR14;
                                              bus<=busInR15;
                                              bus<=busInHI;
                                              bus<=busInLO;
                                              bus<=busInZ;
                                              bus<=busInZ;
                                             bus<=busInPC;
                                              bus<=busInMDR;
                                 : bus<=busInInPort;
                                   : bus<=busInC;
                         default : bus<=31'bx;</pre>
                         endcase
 endmodule
```

General Register

DataPath

```
module main1(
                        maini(
imput R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in,
input R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out,
input H1in, L0in, PCin, IRin, Yin, InPortout, Zin,
input H1out, L0out, PCout, MURAUN, MURAIN, MDRread, Cout, clk, IncPC, ZLowout, ZHighout,
                                                 [3:0] ALUselect,
                     output R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, output [63:0] ZReg );
                       wire[31:0] bus;
                        wire clr;
wire IROut;
                       wire [31:0] YData, XData;
wire [31:0] ZLowData, ZHighData;
                      wire [31:0] busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10, busInR11, busInR12, busInR13, busInR14, busInR15, busInPC, busInPC, busInMDR, busInMDR, busInH10, busInH
                     businMAR, businMDR, businHI, busi

gen_reg r0(businR0, bus, R0in, clr, clk);

gen_reg r1(businR1, bus, R1in, clr, clk);

gen_reg r2(businR2, bus, R2in, clr, clk);

gen_reg r3(businR3, bus, R3in, clr, clk);

gen_reg r3(businR3, bus, R3in, clr, clk);

gen_reg r5(businR5, bus, R5in, clr, clk);

gen_reg r5(businR5, bus, R5in, clr, clk);

gen_reg r5(businR6, bus, R6in, clr, clk);

gen_reg r5(businR9, bus, R8in, clr, clk);

gen_reg r10(businR10, bus, R9in, clr, clk);

gen_reg r10(businR10, bus, R10in, clr, clk);

gen_reg r12(businR12, bus, R12in, clr, clk);

gen_reg r13(businR13, bus, R13in, clr, clk);

gen_reg r13(businR13, bus, R13in, clr, clk);

gen_reg r13(businR14, bus, R1in, clr, clk);

gen_reg r13(businR13, bus, R13in, clr, clk);
                         gen_reg ir(IRout, bus, IRin, clr, clk);
pc_reg pc(busInPC, bus, PCin, IncPC, clr, clk);
                          gen_reg mar(busInMAR, bus, MARin, clr, clk);
mdr_reg mdr(busInMDR, MDatain, bus, MDRin, MDRread, clr, clk);
                          gen_reg hi(busInHI, bus, HIin, clr, clk);
gen reg lo(busInLO, bus, LOin, clr, clk);
                          gen_reg y(YData, bus, Yin, clr, clk);
z_reg_64 z(busInZ, ZReg, Zin, ZLowout, ZHighout, clr, clk);
                          //ALU
//ALU
//Alu alu(ALUselect, YData, ZLowData, ZHighData, carry);
alu alu(ALUselect, clk, YData, bus, ZReg, carry);
//assign ZData = ZReg[63:0];
//assign busInZHI = ZReg[63:32];
//assign busInZLO = ZReg[31:0];
                             bus bus_inst(busInR0, busInR1, busInR2, busInR3, busInR4, busInR5, busInR6, busInR7, busInR8, busInR9, busInR10, busInR11,
                                                                                               businR12, businR13, businR14, businR15, businH1, businL0, businP0, businPC, businMDR, businInPort, businPC, R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, H1out, L0out, EHighout, ELowout, PCout, MDRout, InPortout, Cout, bus,clk);
 endmodule
```

Datapath Testbench

```
always @(posedge clk)
           begin
                    case(Present_state)
                                Present_state = Reg_loadla;
Reg_loadla : #40 Present_state = Reg_loadla;
Reg_loadla : #40 Present_state = Reg_loadla;
Reg_loadla : #40 Present_state = Reg_load2a;
Reg_load2a : #40 Present_state = Reg_load2b;
                                                            Present_state = Reg_load3b;
Present_state = Reg_load3b;
Present_state = TO;
                                                : #40
: #40
                                Reg_load2b
                                Reg_load3a
                                Reg_load3b : #40
                                                            Present_state = T1;
Present_state = T2;
Present_state = T3;
Present_state = T4;
                                                : #60
                                                #60
#60
#60
                                T1
                                T2
                                Т3
                                                            Present state = T5;
                                T4
                    endcase
           end
always @ (Present state)
            begin
                    case (Present state)
                            Default:begin
                                            R0out <=0; R1out <=0; R2out <=0; R3out <=0; R4out <=0; R5out <=0; R6out <=0; R7out <=0;
                                            R8out <=0; R9out <=0; R10out <=0; R11out <=0; R12out <=0; R13out <=0; R14out <=0; R15out <=0; H1out <=0; L0out <=0; InPortout <=0; Cout <=0; Cout <=0; MDRout <=0; MDRout <=0; MDRout <=0;
                                            PCin <=0; R4out <=0; MARin <=0; Zin <=0;
PCin <=0; MDRin <=0; IRin <=0; Yin <=0;
IncPC <=0; Read <=0; ALUselect <=0;
                                            R5in <=0; R2in <=0; R4in<=0; MDatain<=32'h000000000;
            Reg_loadla:begin
                                    Read = 0; MDRin = 0;
                                    MDatain <= 32'h00000022;
#10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
            Reg_load1b: begin
                                  #10 MDRout <= 1; R2in <= 1;
#15 MDRout <= 0; R2in <= 0;
                                                                             // initialize R2 with the value $22
            end
            Reg_load2a: begin
                                  MDatain <= 32'h00000024;
                                   #10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
             Reg_load2b: begin
                                  #10 MDRout <= 1; R4in <= 1;
#15 MDRout <= 0; R4in <= 0; // initialize R4 with the value $24
           Reg_load3a: begin
                                MDatain <= 32'h00000026;
#10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
           end
          T0: begin
                  T1: begin
          T2: begin
                   ZLowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0; MDRout <= 1; IRin <= 1;
           end
          T3: begin
                   MDRout \leq 0; IRin \leq 0;
                   R2out <= 1; Yin <= 1;
          T4: begin
                    Yin <=0; R2out <= 0; R4out <= 1; ALUselect <= 4'b0110; Zin <= 1;
          T5: begin
                   ALUselect <= 4'b0000;
R4out <= 0; Zin <=0; ZLowout <= 1; R5in <= 1;
     end
endmodule
```

MDR register

```
module mdr_reg(out, MdataIn, bus, en, rd, clr, clk);
output reg [31:0] out;
input [31:0] MdataIn, bus;
input en, rd, clr, clk;
wire [31:0] in;
always @(posedge clk)
    if(clr)
        out=0;
    else if(en)
        if(rd)
        out = MdataIn;
    else
        out = bus;
```

Multiplication Algorithm

```
module multiply(
    output[63:0] p,
input signed [31:0] x,y
    reg[2:0] cc[(32/2)-1:0];
    reg[32:0] pp[(32/2)-1:0];
reg[63:0] spp[(32/2)-1:0];
reg[63:0] prod;
    wire[32:0] inv x;
    integer kk,i;
    assign inv_x = {\sim x[31], \sim x}+1;
    always @(x or y or inv_x)
    begin
            cc[0] = \{y[1], y[0], 1'b0\};
            for (kk=1; kk<(32/2); kk=kk+1)
                cc[kk] = \{y[2*kk+1], y[2*kk], y[2*kk-1]\};
            for (kk=0; kk<(32/2); kk=kk+1)
                case(cc[kk])
                    3'b001,3'b010:pp[kk]={x[32-1],x};
3'b011:pp[kk]={x,1'b0};
3'b100:pp[kk]={inv_x[32-1:0],1'b0};
3'b101,3'b110:pp[kk] = inv_x;
default:pp[kk]=0;
                endcase
                spp[kk]=$signed(pp[kk]);
                for(i=0;i<kk;i=i+1)
                    spp[kk] = {spp[kk], 2'b00};
                end
                prod=spp[0];
                for (kk=1; kk<(32/2); kk=kk+1)
                   prod=prod+spp[kk];
                assign p = prod;
endmodule
```

PC Reg

```
module pc_reg(
         output reg [31:0] Q,
         input [31:0] D,
         input wr, inc, clr, clk
);
         initial Q=0;
always @(posedge clk)
   begin
         if(clr)
            Q = 0;
         else if(wr)
            Q = D;
         else if(inc)
            Q = Q+1;
   end
endmodule
```

Rotate Register

endmodule

```
module rotate_right(
output [31:0] R,
input [31:0] A, B
   wire [4:0] N;
   assign N = A % 32;
   assign R = (N == 31) ? \{B[30:0], B[31:31]\}:
                                      (N == 30) ? \{B[29:0], B[31:30]\}:
                                      (N == 29) ? \{B[28:0], B[31:29]\}:
                                      (N == 28) ? \{B[27:0], B[31:28]\}:
                                      (N == 27) ? \{B[26:0], B[31:27]\}:
                                      (N == 26) ? \{B[25:0], B[31:26]\}:
                                      (N == 25) ? \{B[24:0], B[31:25]\}:
                                      (N == 24) ? \{B[23:0], B[31:24]\}:
                                      (N == 23) ? \{B[22:0], B[31:23]\}:
                                      (N == 22) ? \{B[21:0], B[31:22]\} :
                                      (N == 21) ? \{B[20:0], B[31:21]\}:
                                      (N == 20) ? \{B[19:0], B[31:20]\} :
                                      (N == 19) ? \{B[18:0], B[31:19]\}:
                                      (N == 18) ? \{B[17:0], B[31:18]\}:
                                      (N == 17) ? \{B[16:0], B[31:17]\}:
                                      (N == 16) ? \{B[15:0], B[31:16]\}:
                                      (N == 15) ? \{B[14:0], B[31:15]\}:
                                      (N == 14) ? \{B[13:0], B[31:14]\}:
                                      (N == 13) ? \{B[12:0], B[31:13]\}:
                                      (N == 12) ? \{B[11:0], B[31:12]\}:
                                      (N == 11) ? \{B[10:0], B[31:11]\}:
                                      (N == 10) ? \{B[9:0], B[31:10]\}:
                                      (N == 9) ? \{B[8:0], B[31:9]\}:
                                      (N == 8) ? \{B[7:0], B[31:8]\}:
                                      (N == 7) ? \{B[6:0], B[31:7]\} :
                                      (N == 6) ? \{B[5:0], B[31:6]\}:
                                      (N == 5) ? \{B[4:0], B[31:5]\}:
                                      (N == 4) ? \{B[3:0], B[31:4]\}:
                                      (N == 3) ? \{B[2:0], B[31:3]\} :
                                      (N == 2) ? \{B[1:0], B[31:2]\}:
                                      (N == 1) ? \{B[0:0], B[31:1]\}:
                                      B[31:0];
```

```
module rotate left(
          output [31:0] R,
          input [31:0] A, B
);
   wire [4:0] N;
   assign N = A % 32;
   assign R = (N == 31) ? \{B[0:0], B[31:1]\}:
                              (N == 30) ? \{B[1:0], B[31:2]\}:
                               (N == 29) ? \{B[2:0], B[31:3]\} :
                                         (N == 28) ? \{B[3:0], B[31:4]\}:
                                         (N == 27) ? \{B[4:0], B[31:5]\}:
                                         (N == 26) ? \{B[5:0], B[31:6]\}:
                                         (N == 25) ? \{B[6:0], B[31:7]\} :
                                         (N == 24) ? \{B[7:0], B[31:8]\}:
                                         (N == 23) ? \{B[8:0], B[31:9]\}:
                                         (N == 22) ? \{B[9:0], B[31:10]\}:
                                         (N == 21) ? \{B[10:0], B[31:11]\} :
                                         (N == 20) ? \{B[11:0], B[31:12]\}:
                                         (N == 19) ? \{B[12:0], B[31:13]\}:
                                         (N == 18) ? \{B[13:0], B[31:14]\}:
                                         (N == 17) ? \{B[14:0], B[31:15]\}:
                                         (N == 16) ? \{B[15:0], B[31:16]\} : (N == 15) ? \{B[16:0], B[31:17]\} :
                                         (N == 14) ? \{B[17:0], B[31:18]\}:
                                         (N == 13) ? \{B[18:0], B[31:19]\}
                                         (N == 12) ? \{B[19:0], B[31:20]\}:
                                         (N == 11) ? \{B[20:0], B[31:21]\} : (N == 10) ? \{B[21:0], B[31:22]\} :
                                         (N == 9) ? \{B[22:0], B[31:23]\}:
                                         (N == 8) ? \{B[23:0], B[31:24]\}:
                                         (N == 7) ? \{B[24:0], B[31:25]\}:
                                         (N == 6) ? \{B[25:0], B[31:26]\} :
                                         (N == 5) ? \{B[26:0], B[31:27]\}:
                                         (N == 4) ? \{B[27:0], B[31:28]\} :
                                         (N == 3) ? \{B[28:0], B[31:29]\}:
                                         (N == 2) ? \{B[29:0], B[31:30]\} :
                                         (N == 1) ? \{B[30:0], B[31:31]\}:
                                         B[31:0];
endmodule
```

Z Register

```
module z reg 64 (
          output reg [31:0] Z,
          input [63:0] D,
          input ZIn, ZLowOut, ZHighOut, clr, clk
);
reg[63:0] ZData;
always @(clk, D)
   begin
       if(clr)
          begin
             Z<=64'h00000000000000000;</pre>
          end
      else if(ZIn)
          begin
             ZData<=D;
          end
      if (ZLowOut)
          begin
             Z<=ZData[31:0];</pre>
          end
      else if(ZHighOut)
          begin
             Z<=ZData[63:32];</pre>
          end
   end
endmodule
```

Waveform Part 3a



Waveform Part 3b



Waveform Part 3c



Waveform Part 3d

