

ARM-7 Fetch → Decode → Execute

CISC (complex)

Computer Arch. LeB.

ARM → Advanced RISC Machine

- ① large array of registers
② small no. of addressing modes
③ uniform instruction

↑
Data processing Method

1. ARM developed by Acorn Computers.
2. RISC → Reduced Instruction Set Computers

Von Neumann (share same bus)

3. ARM micro processor

Harvard Arch (Data & Instruction uses separate bus)

13 general purpose → [hold data or address]

4 special purpose

SP
LR
PC
CPSR

perform particular func.

4. ARM Registers (32 bits)
Total = 37
20 (hidden) → banked registers

1. SP → Stack Pointer (R13)

→ stores top of stack

2. LR → Link Register (R14) → stores the return address

3. PC → Program Counter (R15) → contains address to next inst.

4. CPSR → Current Program Status Register → to monitor & control
SPSR → saved

store the current values of CPSR

for CPSR

5. Condition flags

N (-ve value)
Z (zero result)
C (carry)
V (overflow)

Q (overflow & saturation)

to set the flag
ADD S
SUB S

SWI & II
software interrupt

→ to enter supervisor mode

6. MOVN - Move Negative (Negation)

7. LSL → Logical Shift Left (mul 2^n)

8. LSR → Logical Shift Right (Divide 2^n)

9. STR → Store Reg. in Memory. $R_0 \rightarrow R_1$ (14)

10. AREA → Make a new block of data

11. ENTRY → Declare entry point

12. DCD → Allocate one or more words (32 bits)

13. LDR → Load data into register

Earlier	ARM
16 bit Add. Bus	32 bit
8 bit Data Bus	32 bit

\ll
n = no. of times
 \gg

(8) DCD

PCW

(16)

13. Processor modes
6 privileged
1 non privileged (user mode)

same. $\left\{ \begin{array}{l} \text{MUL } R0, R1, \#8 \\ \text{MOV } R0, R2, \text{LSR} \#3 \end{array} \right. \quad \begin{array}{l} ; K0 = K2 * 8 \\ ; K0 = K2 \div 8 \end{array}$

Division $\text{MOV } R1, R3, \text{LSR} \#7 \quad ; K1 = K3 / 128$

for Indexed Addressing, we need to do memory mapping

Go to Debug > Map Memory > Put the values in Map Range (all caps) separated by comma > checkmark all the boxes >> Map Range > close > click on memory (in bottom) > type address

CMP

compare.

BEQ

Branch on equal

BNE

Branch not equal.

BLS

Branch on less than

BLE

Branch on less than or equal

BGT

Branch greater than.

BGE

Branch on greater than or equal.

TR

Temporary Reg.

DR

Data Reg.

AR

Address Reg.

even odd

IR

Instruction Reg.

Q-11

AC

Accumulator

PC

Program Counter

INPR

Input Reg.

OUTR

Output Reg.