Memory Simulation with Cache Computer Architecture Lab CS311 Teammates:Devanshu Agarwal Lokesh Kumar

1 Problem Statement


Add caches to the simulated memory system.

2 Statistics for files Submitted in Assignment 1

The graphs of IPC v/s Cache Size for different configurations of caches are pasted below.


Descending






Descending

LI: Latency = 12 Cycles Cache Size = 1KB




Even or Odd

LD: Latency = 12 Cycles Cache Size = 1KB




Even or Odd

LI: Latency = 12 Cycles Cache Size = 1KB




Palindrome

LD: Latency = 12 Cycles Cache Size = 1KB




Palindrome

LI: Latency = 12 Cycles Cache Size = 1KB




Fibonacci

LD: Latency = 12 Cycles Cache Size = 1KB




Fibonacci
LI: Latency = 12 Cycles Cache Size = 1KB




Prime

LD: Latency = 12 Cycles Cache Size = 1KB



Prime

LI: Latency = 12 Cycles Cache Size = 1KB



2.1 Observation

The graphs plotted can be divided into two categories.

First: IPC increases (typically till 12 words) and then decreases. This type of graph is mostly seen for cases where cache for l1d is constant and we vary cache for l1i. The possible reason is because there are only the few instructions which are repeated in the loop again and again and hence these intructions are called directly from the cache after once called. IPC starts decreasing after few cycles because on increasing cache size latency is increasing while the hit rate is constant.

Second: IPC remains constant irrespective of the cache size. This type of graph is mostly seen for cases where cache for l1i is constant and we vary cache for l1d. This is because load and store operations are not repeated in entire program. Only for Decreasing program we can see the trend of first increasing and then decreasing because there are few repeating load and store operations.