Table Of Contents:

1.	Introduction	3
2.	Objectives	3
3.	Circuit Under Test	4
	Circuit Description	
5.	Experimental Results	6
6.	Conclusions and Remarks	10
7.	Appendix	11

Introduction

The final report, the ELE 404 Amplifier Design Project, is presented on this document. Calculations for components were done manually and then the design was made accordingly. The design was made using MultiSim, it was also used to test the circuit and check requirements. The calculations and assumptions that were made are in the appendix.

Objectives

The objective of this design project was to design, analyze, simulate, and test a single-supply, multistage, inverting or non-inverting, transistor amplifier with a set of requirements. The requirements are as followed:

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: no larger than **10** *mA*;
- No-load voltage gain (at 1 kHz): $|Avo| = 50 (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $RL = 1 k\Omega$): no smaller than **90**% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and RL = 1 k Ω): no smaller than 4 V peak
- to peak;
- Input resistance (at 1 kHz): no smaller than **20** $k\Omega$;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3 dB response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220 $k\Omega$ from the E24 series;
- Capacitors permitted: 0. 1 μF , 1. 0 μF , 2. 2 μF , 4. 7 μF , 10 μF , 47 μF , 100 μF , 220 μF ;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit

Circuit Under Test

The Circuit below was designed for the project.




Figure 1. Hand drawn design of circuit which models a two-stage amplifier




Figure 2. Two-Stage amplifier circuit designed in MultiSim

Circuit Description

A 2-stage amplifier was selected in order to meet the requirement of the project. This included having a gain of 50 while maintaining $R_{\rm in} \geq 20 k\Omega$. This design includes a CE (common emitter) stage and a CC (common collector) stage. I first set the first stage gain to be 50 and the final stage gain to be 1. When you multiply the two stages it will lead to having an overall gain of 50. I first started my calculations by making an assumption for R_C . This assumption was $30 k\Omega$. Then I found an IC which helped in getting a value for g_m which was 1.73 mS. I then used g_m to find R_{E1} which ended up being 21.97Ω . After that I used a simple equation of $R_{E1} + R_{E2}$ to find out what it was. That value became $85.5 k\Omega$. Then I subtracted $85.5 k\Omega$ with 21.97Ω to find out what R_{E2} is which became $85.5 k\Omega$. Then I used the R_i requirements to solve for R1 and R2. These following resistor values ended up being $46.13 k\Omega$ and 82.37Ω respectively. These values for resistors differ on the actual MultiSim design as they were rounded to the nearest expected value that was given as a requirement. The capacitors on the circuit allows AC signals to pass through but blocks off any DC signals. Through all these calculations and designs the requirements were met on the final design.

Experimental Results

C1	C2	C3
10μF	100μF	100μF

Table 1. Capacitor Values

R1	R2
$47k\Omega$	$82k\Omega$

Table 2. Resistor Values

RE1	RE2	RE3	RC
50Ω	$100k\Omega$	$1.1k\Omega$	$30k\Omega$

Table 3. Emitter and Collector Resistor Values

I_c	β	V _{cc}	g_m
0.0667 mA	150	10 V	1.73mS

Table 4. Useful Values from Stage 1




Figure E1. MultiSim and waveform of input and output voltages $(R_L = \infty)$

$V_{I,p-p}$ (mV)	$V_{o,p-p}(V)$	A _{vo} (V/V)
48.030	2.213	46.075

Table E1. V_I , V_o , A_V (no load voltage gain)




Figure E2. MultiSim and waveform of input and output voltages ($R_L = 1k\Omega$)

$V_{I,p-p}$ (mV)	V _{0,p-p} (V)	A_{vo} (V/V)
47.547	2.064	43.410

Table E2. V_I, V_o, A_V (with load voltage gain)

Input Resistance =
$$R1//R2//Ri$$
 = $\frac{1}{\frac{1}{47} + \frac{1}{82} + \frac{1}{61.8}} \approx 20.14k\Omega > 20k\Omega$




Figure 3. MultiSim simulation shows the Quiescent Current < 10mA




Figure 4. Transistor 1 characteristics graph (CE Amplifier)






Figure 5. Frequency Response Graph

Conclusion

Overall the design project was conducted well and majority of the specifications were achieved. The design was a CE-CC amplifier and the gain was within the range. The frequency response graph is seen above. The resistors and capacitors that are used have been selected from the requirements. Overall the project design was a success.

Appendix





Solve 1 and 2	
1 R1+R2 = 29.57 (2) R1+R2 = 1,56	
R1+ 1=1.56	
B1 = 1.56 -	1
B1= (0.56)) R2
@ Sub into ()	Sub B2 into 2
(0.56) R2. R2	R1 + 70.12 = 1.56
$\frac{(0.56)R_2 \cdot R_2}{(0.56)R_2 + R_2} = 29.5)$	70.12
0.56 R2 = 29.57	R,+82-37 = (1.56) (82.37)
0-56R2+B2	$B_1 = 128.50 - 82.37$
0.5682	R, = 46.13/c 12
0.56R2 = 29.57 (0.56+1) B/2 = 29.57	11 - 40117/242
0.56 Bz = 29.57	
B2 = 82.37 kg	