TABLE OF CONTENTS:

Introduction	2
Components: Latch 1, Latch 2, 4:16 Decoder, FSM	2-11
Latch 1 & 2	2-5
4:16 Decoder	5-7
Finite State Machine (FSM)	7-11
Problem 1 - ALU 1	11-14
Block Diagram for ALU 1	12
Block Diagram of General Purpose Processor 1	12
Waveform of General Purpose Processor 1	12
Table of ALU Microcode and Operations	13
Handwritten Calculations	14
Problem 2 - ALU 2 (Option H)	15-17
Block Diagram for ALU 2	15
Block Diagram of General Purpose Processor 2	15
Waveform of General Purpose Processor 2	16
Table of ALU Microcode and Operations	16
Handwritten Calculations	17
Problem 3 - ALU 3 (Option H)	18-19
Block Diagram for ALU 3	18
Block Diagram of General Purpose Processor 3	18
Waveform of General Purpose Processor 3	18
Table of ALU Microcode and Operations	19
Conclusion	19

Introduction

This lab called the *Design of a Simple General-Purpose Processor* was a result of concepts covered from previous labs. The components included Seven Segment Displays (Sseg), Decoder, and the Finite State Machine (FSM) were used from previous labs. New components that were implemented in this lab included the Storage Unit (Register) and the Arithmetic and Logic Unit (ALU). The main objective of the lab was to implement and design a functional ALU which should be able to execute multiple operations and display it on the FPGA board.

Components: Latch 1, Latch 2, 4:16 Decoder, FSM

Latch 1

The latches in this lab were used as temporary storage units. This means latch 1 would temporarily store input A which was the third and fourth last digits of my student number. In this case, $A(58)_{16} = (0101\ 1000)_2$. It takes an 8-bit binary number and reads the values on the rising edge of the clock as inputs and passes the values to the output on the next rising edge of the clock signal. These outputs then proceed towards the ALU component as inputs.

Figure 0: Student ID

```
LIBRARY ieee;
 2
      USE ieee.std logic 1164.all;
 3
    ENTITY latchl IS
 4
         PORT (A:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
 5
 6
               Resetn, Clock: IN STD LOGIC;
               Q: OUT STD LOGIC VECTOR(7 DOWNTO 0));
 7
     LEND latch1;
 8
 9
    ARCHITECTURE Behaviour OF latchl IS
10
    ■BEGIN
11
    PROCESS (Resetn, Clock)
         BEGIN
12
13
            IF Resetn = '0' THEN
    14
               Q <="00000000";
15
            ELSIF Clock'EVENT AND CLOCK = '1' THEN
16
               Q<=A;
17
            END IF;
18
         END PROCESS;
     LEND Behaviour;
19
20
```

Figure 1: VHDL Code for Latch 1




Figure 2: Latch 1 BDF



Figure 3: Latch 1 Waveform (Input A)

Latch 2

Latch 2 has the same process and design as Latch 1. It also stores an 8-bit binary number, but it stores the second and first last digits of my student number. This means it stores the values of B. In this case, $B(87)_{16} = (1000\ 0111)_2$.

```
LIBRARY ieee;
 2
      USE ieee.std logic 1164.all;
 3
    ENTITY latch2 IS
 4
 5
         PORT (B:IN STD LOGIC VECTOR (7 DOWNTO 0);
               Resetn, Clock: IN STD LOGIC;
 6
 7
               Q: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
     LEND latch2;
 8
 9
    ARCHITECTURE Behaviour OF latch2 IS
10
    BEGIN
         PROCESS (Resetn, Clock)
11
         BEGIN
12
            IF Resetn = '0' THEN
13
14
               Q <="00000000";
15
            ELSIF Clock'EVENT AND CLOCK = '1' THEN
16
17
            END IF;
18
         END PROCESS;
     LEND Behaviour;
19
20
```

Figure 4: VHDL Code for Latch 2




Figure 5: Latch 2 BDF




Figure 6: Latch 2 Waveform (Input B)

4:16 Decoder

The 4:16 decoder was designed to take a 4-bit input and turn it into a 16-bit output. It is one of the two control units needed for operations to work in order for it to be executed by the ALU. The 4-bit input is taken from the Finite State Machine (FSM) and then converts the state into a 16-bit microcode. These outputs then proceed towards the ALU as inputs.

w3	w2	w1	w0	y15	y14	y13	y12	y11	y10	у9	y8	у7	у6	y5	y4	у3	y2	y1	y0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1: Truth Table for 4:16 Decoder

```
LIBRARY ieee ;
 2
      USE ieee.std logic 1164.all ;
 3
 4
    □ENTITY dec4x16 IS
 5
       PORT ( w : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
          En : IN STD LOGIC ;
 6
 7
          y : OUT STD LOGIC VECTOR(0 TO 15) ) ;
 8
      END dec4x16 ;
 9
10
    ■ARCHITECTURE Behavior OF dec4x16 IS
        SIGNAL Enw : STD LOGIC VECTOR (4 DOWNTO 0) ;
11
12
    - BEGIN
13
        Enw<=En&w;
14
        WITH Enw SELECT
15
         y <=
         "00000000000000001" WHEN "10000",
16
17
         "000000000000000010" WHEN "10001",
         "00000000000000000 WHEN "10010",
18
         "0000000000000000 WHEN "10011",
19
         "0000000000010000" WHEN "10100",
20
21
         "0000000000100000" WHEN "10101",
22
         "00000000010000000" WHEN "10110",
23
         "00000000100000000" WHEN "10111",
24
         "00000001000000000" WHEN "11000",
         "00000010000000000" WHEN "11001",
25
         "00000100000000000" WHEN "11010",
26
27
         "0000100000000000" WHEN "11011",
         "0001000000000000" WHEN "11100",
28
         "0010000000000000" WHEN "11101",
29
30
         "0100000000000000" WHEN "11110",
         "10000000000000000" WHEN "11111",
31
32
         "00000000000000000" WHEN OTHERS ;
33
      END Behavior ;
34
35
```

Figure 7: VHDL Code for 4:16 Decoder

```
dec4x16

w[3..0] y [0..15]

En

inst3
```

Figure 8: 4:16 Decoder BDF




Figure 9: 4:16 Decoder Waveform

Finite State Machine (FSM)

The Finite State Machine (FSM) is the one of the two control units needed for operations to work in order for it to be executed by the ALU. The FSM cycles through 9 states, starting from state 0 and ending at state 8. The FSM takes the clock, reset and data in as inputs, but its outputs include the student number and current state. Each specific state corresponds to each digit in the student number through the clock cycle. The current state of the FSM is outputted as a 4-bit number.

Current State					Next State				
Student ID	State	Q_3	Q_2	Q_1	Q_0	Q_3	Q_3	Q_3	Q_3
5	0	0	0	0	0	0	0	0	1
0	1	0	0	0	1	0	0	1	0
1	2	0	0	1	0	0	0	1	1
1	3	0	0	1	1	0	1	0	0
6	4	0	1	0	0	0	1	0	1
5	5	0	1	0	1	0	1	1	0
8	6	0	1	1	0	0	1	1	1
8	7	0	1	1	1	1	0	0	0
7	8	1	0	0	0	0	0	0	0

Table 2: Truth Table for FSM

```
library ieee;
      use ieee.std logic 1164.all;
 3
     entity fsm is
     4
         port
 5
               clk : in std logic;
 6
 7
               data in : in std logic;
 8
               reset : in std logic;
               student id : out std logic vector (3 DOWNTO 0);
 9
               current_state: out std_logic_vector(3 DOWNTO 0) );
10
11
               end entity;
12
     architecture fsm of fsm is
13
                      type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
14
15
16
                      signal yfsm: state_type;
                  begin
17
     18
     process( clk, reset)
     19
                     begin
                        if reset = '1' then
20
     上日
21
                            yfsm <= s0;
22
                        elsif (clk'EVENT AND clk = '1') then
23
     \dot{\Box}
24
                        case yfsm is
25
26
                        when s0=>
                           IF (data_in = '0')
27
     then
     十日
28
                              yfsm <= s0;
29
                           ELSE
                              yfsm <= s1;
30
                            END IF;
31
32
33
                        when s1 =>
34
                           IF (data_in = '0') then
     35
                              yfsm <= sl;
36
     37
                              yfsm<=s2;
38
                           END IF;
39
40
                         when s2 =>
41
     IF (data_in = '0') then
42
                              yfsm <=s2;
     43
                            ELSE
44
                              yfsm <=s3;
                            END IF:
```

Figure 10: VHDL Code for FSM (Part 1)

```
47
                        when s3 =>
     日十
48
                           If (data_in = '0') then
49
                              yfsm <=s3;
50
     ELSE
51
                              yfsm <=s4;
52
                           END IF;
53
54
                        when s4 =>
                           IF (data_in = '0') then
55
     56
                              yfsm <=s4;
57
     ELSE
58
                              vfsm <=s5;
59
                              END IF;
60
                        when s5 =>
61
62
     IF (data_in = '0') then
                              yfsm <=s5;
63
64
     ELSE
65
                              yfsm <=s6;
66
                              END IF;
67
68
                        when s6 =>
69
     IF (data_in = '0') then
70
                              yfsm <=s6;
71
     ELSE
72
                              yfsm <=s7;
73
                              END IF;
74
75
                        when s7 =>
76
                           IF (data_in = '0') then
     77
                              yfsm <=s7;
78
                           ELSE
     79
                              yfsm \le s8;
80
                              END IF;
81
82
                        when s8 =>
     自
83
                           IF (data in = '0') then
84
                              yfsm <=s8;
85
     ELSE
86
                              yfsm <=s0;
87
                              END IF;
```

Figure 11: VHDL Code for FSM (Part 2)

```
89
                         when others =>
 90
                            null;
 91
 92
                      end case;
 93
                   end if;
 94
 95
                end process;
 96
     process (yfsm, data in)
 97
                begin
 98
                case yfsm is
     99
                   when s0=>
100
                         student id <= "0101"; --5
101
                         current_state <= "0000";
102
                   when sl=>
103
                         student id <= "00000"; --0
104
                         current state <= "0001";
105
                   when s2=>
106
                         student id <= "0001"; --1
107
                         current state <= "0010";
108
                   when s3=>
109
                         student id <= "0001"; --1
110
                         current state <= "0011";
111
                   when s4=>
112
                         student id <= "0110"; --6
113
                         current state <= "0100";
114
                   when s5=>
                         student_id <= "0101"; --5
115
116
                         current state <= "0101";
117
                   when s6=>
                         student id <= "1000"; --8
118
119
                         current state <= "0110";
120
                   when s7=>
                         student_id <= "1000"; --8
121
122
                         current state <= "0111";
123
                   when s8 =>
                         student id <= "0111"; --7
124
125
                        current state <= "1000";
126
                   when others =>
127
                      null;
128
129
                end case; end process;
130
                end fsm;
131
```

Figure 12: VHDL Code for FSM (Part 3)

```
fsm

clk student_id[3..0] —

data_in current_state[3..0] —

reset

inst2
```

Figure 13: FSM BDF




Figure 14: FSM Waveform

Problem 1 - ALU 1

The operations are carried out using the ALU which is the central component. There are five inputs which include the Student ID number, OP, the A values and B values, and the clock. The student ID comes from the output of the FSM, the output of the decoder gives the OP, and the A and B values are from the latches. In order for the functions to switch the clock is used. The OP has a 16-bit number which comes from the decoder and is used as a microcode which tells the ALU what the current state is. Each state, represented by the 16-bit microcode, has its own function.




Figure 15: ALU BDF




Figure 16: Problem 1 BDF




Figure 17: Problem 1 Waveform

Upon analyzing **Figure 17**, it is shown that the first output is "0000" which is not a result from the expected microcode according to the operations. This is due to the fact that there is a delay in the result between the decoder and the ALU. The ALU gets operations done upon the rising edge of the clock, and on the other hand the decoder does not. This occurs because the ALU does the operation based off of its previous state from the FSM. This is the explanation behind the output of "0000" in the beginning as the FSM has no state previous to 0 resulting in the output. This lag occurs in ALU 2 and ALU 3.

Function #	Microcode	Operation / Function	Binary Result	Hexadecim al Result
1	000000000000000000001	Sum(A, B)	1101 1111	DF
2	0000000000000010	Diff(A, B)	-0010 1111	-2F
3	0000000000000100	\overline{A}	1010 0111	A7
4	000000000001000	$\overline{A\cdot B}$	1111 1111	FF
5	000000000010000	$\overline{A + B}$	0010 0000	20
6	000000000100000	$A\cdot B$	0000 0000	00
7	000000001000000	$A \oplus B$	1101 1111	DF
8	000000010000000	A + B	1101 1111	DF
9	00000010000000	$\overline{A \oplus B}$	0010 0000	20

Table 3: Problem 1 ALU Operations




Figure 18: Hand Computations for Problem 1

Problem 2 - ALU 2 (Option C)

The ALU for problem 2 has the same structure as problem 1. The difference between the two problems is the operations that occur. In this case Option C was assigned and the code has to correspond according to the table. The functionality for the ALU of problem 2 follows **Table 4.**




Figure 19: modALU BDF




Figure 20: Problem 2 BDF




Figure 21: Problem 2 Waveform

Function #	Microcode	Operation / Function	Binary Result	Hexadecimal Result
1	00000000000000001	Produce the difference between A and B	-0010 1111	-2F
2	0000000000000010	Produce the 2's complement of B	0111 1001	79
3	0000000000000100	Swap the lower 4 bits of A with lower 4 bits of B	0101 0111	57
4	000000000001000	Produce null on the output	0000 0000	00
5	000000000010000	Decrement B by 5	1000 0010	82
6	000000000100000	Invert the bit-significance order of A	0001 1010	1A
7	000000001000000	Shift B to left by three bits, input bit = 1 (SHL)	0011 1111	3F
8	000000010000000	Increment A by 3	0101 1011	5B
9	00000010000000	Invert all bits of B	0111 1000	78

 Table 4: Problem 2 ALU Operations




Figure 22: Hand Computations for Problem 2

Problem 3 - ALU 3 (Option C)

For problem 3 Option C was assigned and the code had to correspond to this assigned option. In this problem set the student number would determine if its binary value is an odd parity. If it is an odd parity the Sseg would output "y" otherwise "n". The ALU will either output "0001" or "0000" and it would be forwarded to the modified Sseg to output the value onto the Sseg. An example is "0101" whose output would be "n" in the Sseg which is also "1000100".




Figure 23: modALU BDF




Figure 24: Problem 1 BDF




Figure 25: Problem 3 Waveform

Student Number	Student Number in binary	Current State	Microcode	Result (If odd parity then 'y' else 'n')	FPGA Result
5	0101	0	00000000000000001	1000100	n
0	0000	1	0000000000000010	1101010	у
1	0001	2	000000000000100	1101010	у
1	0001	3	000000000001000	1101010	у
6	0110	4	000000000010000	1000100	n
5	0101	5	000000000100000	1000100	n
8	1000	6	000000001000000	1101010	у
8	1000	7	000000010000000	1101010	у
7	0111	8	000000100000000	1000100	у

Table 5: Problem 3 ALU Operations

Conclusion

The main focus of this lab was to implement and design an ALU component which executed different operations depending on the state, the inputs and the written code in the VHDL environment. This lab was completed successfully as 3 different microprocessors were created, compiled and tested. Knowledge from previous labs was used in order to create a functional General-Purpose Processor. In order for this to work multiple parts had to be put together such as the storage unit, control unit, the seven-segment display, and the arithmetic and logic unit. Upon putting these pieces together the implementation onto the FPGA board was successful.