DATE NO.

 DHARAMSINH DESAI UNIVERSTTY, NADIAD
Faculty of Technology
Online sessional examination
B. Tech (CE) sem: 5th
subject: Microprocessor Fundamented
& Parogardming
Roll no. CE 136 Dute: 23 nd oct 2020
 signature: D.R. vergh Time: 10:00 am
Total Pages: II

nuc e e e e

9.1

(4) MON A, # 65H

1. DW (Define wond) for wond integer 2. DD (Define Louble wond) for short

nead (single precision)

300 & short integer

3. Da (perine anad word) for long neal (double Precision) &

for long integer

4. DT (Define ten bytes) for Pucked decimal 6 for temperary real.

(9) - The assembles insent before coal for most of the sost instruction is

ECC (11011) to the HIB PUNT.

- so, when the fetching instruction is given by the sock microphocesson the

instruction is neceived by both rose

and 8087. so while decoding it

it is a ford instruction (opcode)

and 8086 will nemove that opcode.

CARL FAGI NO.

E LARCKE and HUKE memony models should be used in calling a far processor because for very long programs

that require more that one code

segment and operate on large amounts

of data which would require more

than one data segment. So the

LARCKE and HUKE models are most

appropriate.

(b) Whenever the coprocessor is RESET,

the top of the stack register is

set to 07

C) mov Ro, #084 SETIS PI,7

m.ov P1, #204

LI: mov C, PI.7

PRC A

DINZ PO, LI

NOV @ RI, A





F - Auto intialization mode is used to intialize the trumster again with same count and same base address from the some momons anea.

- Registers affected BA (BWC base negister, base word count,

, *1

.

. . .

9.2 (a) Each 8086 and port gets a copy of the instauction as they are fetched from memory-Since, all the instructions of the · 8087 have 9BH in the most significant byte of the opcode, the 8088/86 ignores these instructions - 9BH is the opcode for the 8086 ESCAPE instruction - The rost ignones any opcode that lacks 9BH. . It must be made clear that although both preceive a copy of each aboutce that fetched or code, only the . 8086 can fetch opcodes since it is the only device that has the instruction, Pointer. · how the 5086 makes sure A is not flooding the sort by fetching instauctions for the coprocessor

reister then the gost can





7 The first rule of working together is that the 8086 connot tetch anothe fort instruction until the port has finised execution of the present instruction. when the rost is excelling an instauction, it activates the BUSY Pin automatically by putting high on it. This pin is connected to the TEST' Pin of the 8086. - next, the soft fetches the next instruction which is a WAIT instruction that his been insented by the assembles and excutes it, thereby going into an internel 100p while continuoily monitoring the TEST' Pin to see when this Pin gow low, when the sora timishes execution of the present instruction it pulls down (10w) the Ready Pin, indicating through the TEST pin to the 8086 that it can now send the next instruction to the FOFT.

DATE _______

AsichiTecture of 8087 (ornocesson - it designed to openute with 8086 microbrocesian They both can execute their nespective instruction simultaneously. microphocesson interprets and executes, the normed instruction set and 8087. Interprets and executes only the coppoceson instructions. control unit. Numeric execution unit Brogramable proco 1004NOS Shiften extonente Stutus word modute AnHometic module micha code remponung Register Dedy K Duda > prenund Bufter quent 2 stedus Ad Messing T49 BUS Trucking
Exception
Pointers mara Address 6

9.2 duty segment Student Staye id db ? Rollno db 9 Name db 8 12 dup (?) semester db 9 student ends St student 5 dur (<11,111, 'Divyu', 5>) deuta ends code segment assume cs: code, ds: duta mov ax, duta mor ds, ax ma bl, st [2]. remester of bl sof mor dh, 2 mov de, be 14 21h code ends end

FAGE NO. data segment 91 dd 5.0 foun dd 4.0 three dd 3.0 cybe dd? volume dd? duta ends code segment assume cs: code, ds: deta mov ax, data rnou ds, ux finit fld 31; St.(0) = 31 final st, stco); st(0) = 912 ; s+(o) = m) s+(1) = 913 fld 91 ; st(0) = 913 fonul ; s+ (o) = 17, s+(1) = 313 f ld Pi ; s+(o)= T1>13 fmul s+(0)=4fld four st(1) = 17-3

int 03


DATH ____

fmul ; $S+(0) = 4TI33^3$ fld theree ; <math>S+(0) = 3, $S+(1) = 4TI31^3$ fdiv ; $S+(0) = 4TI31^3$ fs+ volume

code ends

end

14_____



9.3

(a) - After neceiving a nequest from Peripheral

Device through DREG signal, The DHA

Controller will give Hold signal to

the missophocesson.

The sent HOLD HRG signal shows

by muster for trumfering dute from

Ito perfice to memory.

on receiving Holp Request, microprocesson
reliquing control ower the Bures and

interest of DNA controlled to become

then it sends HLDA signal to DMA controller.

control at Bus after steering HLDA

signal. Thus action cycle of DMA

contaction. B enabled now

- now, PMA controller sends DACK signal to controlled of ilo device, indicating it is neady to do the data trunsfer.

- Then the Duta trumper begins and there steps are tollowed by DMA controller

device