


CIM-Twin: System Block Diagram

Real-time FPGA digital twin of an SRAM compute-in-memory macro (non-ideality emulation) | PolarFire Splash Kit | Track 3



Data flow: Image -> INT8 -> [ideal path | non-ideal path: bit-serial MAC -> bit-line curve -> noise -> ADC] -> comparator -> accuracy, error, sweep time -> host

—— Data path - - - - Control / optional