


# Synthesizer

Tool used for converting RTL to Netlist




Netlist: Merakht Kis gate se Bana hai aur connections kaise hai.


• lib = un gates ki specification delay aur power info kya hai speed size etc. (AND or ...)

Verify the Synthesis

• lib has slow med fast AND ... etc (21P31P41P)



note primary i/p & o/p will remain same b/w RTL design & Synthesized netlist → Same (tb) can be used



$$T_{clk} > T_{clkA} + T_{comb} + T_{setupB}$$

$$f_{clk_{max}} = \frac{1}{T_{clk_{min}}}$$

Comb. delay in logic path determines the Max. Speed of operation of digital logic ckt.

If we need the ckt to work fast  $T_{comb}$  small




Why do we need slow cells?

To meet the hold requirement we need

Slow cells

$$T_{\text{Hold}} < T_{\text{CKA}} + T_{\text{comb}}$$



To ensure that there are no HOLD issue at DFF-B we need cells that work slowly.

→ we need fast cells to meet the reqd performance

→ we need slow cells to meet hold requirements

This condition is present in (0.15)

Fast cell v/s slow cell

Digital ckt me har node (o/p i/p) ek capacitance banata hai (due to wires + transistor gates)

maan to ek inverter ka o/p ek aur inverter ke i/p se connected hai

INV1 → Node x → INV2

↳ Node x pe do cap. hai

1) INV2 ka i/p gate cap.

2) wire (Node x ka metal trace) ka capacitance

• Jab INV1 o/p ko 0 → 1 usko Node x ki cap. charge krni palti hai

• jab 1 → 0 Node x ki cap discharge

ye charging and dischg. time hi delay banata hai

Note: Har ek node load Cap. banate hai aur jitna zyada load Cap. Hoga utna zyada delay Hoga.

(0/1)

Jo node hai us node banate hai



1) Cell delay kiske depend karta hai  
Agar cap jaldi charge/discharge hogi  $\rightarrow$  signal fast change  $\rightarrow$   
less delay

$\rightarrow$  vice versa.

3) Kaise Capacitance fast charge/discharge karti hai?  
 $\rightarrow$  iske liye transistor mei zyada current flow  
hona chaye

$\rightarrow$  Mtlab transistor (wider) mota hona chaye  $\rightarrow$   
tab vo zyada current supply kar skta hai.

Note current zyada  $\rightarrow$  cap fast charge hogi  $\rightarrow$  delay kam  
but [area + power zyada] as transistor bada hai

So, it is used if want fast Design.

### Selection of cells

- Cell selection is very critical
- Agar sirf fast cells use karoge Power Area Prob
- Sirf slow cells  $\rightarrow$  timing problem
- Jisli Synthesizer ko correct CONSTRAINTS dena  
Zaruri hai

Balance = CONSTRAINTS b/w speed, Ar, power

Synthesizer ko app constraints dete Ho.

Jaise

- $\rightarrow$  clock freq kitni chaye
- $\rightarrow$  max power kitna allow
- $\rightarrow$  max area Allow hai


Synthesizer In card<sup>n</sup>  
ko dikhi ke decide  
karta konsa cell  
fast ya slow use karna  
hai.



```

Code
module (
    DHP
    wire
    assign
    always@
    begin
    if
    else
    end
endmodule

```



The ckt on the right is created from RTL using using gates available in .lib and given out as Netlist.

## DAY 2

Library ("sky130-fd-s-hd-tt-025c-1v80")  
 typical process      temperature      voltage

PVT  
 Process voltage temperature

variations due to fabrication

- .lib giving leakage power
- Area no.
- Delay
- Power Information
- Timing Information


going from

("sky130-fd-sc-hd--and2-0") to (and2-2")


→ Slower  
 area = .6.2560...

more delay


faster  
 area = 7.50720...  
 means this have wider Transistors less delay



Stacked NMOS - In Netlist good (NAND)



Stacked PMOS is Bad (NOR)



Why Sub module level Synthesis?

- 1) When we have multiple instance of same module
- 2) Divide & Conquer (massive) design portion by portion.


Command Synth -top (Module Name)

Why flip flop used

as when we use Continuous Combinational ckt.


We at some point get glitch.

here to avoid this we use flip flop



acts like storing element





means  
if the flip is  
glitching

o/p will  
be stable adding the flipflops

clk has Reset & Set in flipflops

| Diff b/w with Diff |           |
|--------------------|-----------|
| Asynch Reset       | Syn Reset |
| Asynch Set         | Syn Set   |

eg  $a \times 4$        $a \times 8$   
           (00) 2 zeros      3 zeros

$$\begin{array}{l}
 a \times 9 = y \\
 a \times [8+1] \\
 a \times 8 + a \times 1
 \end{array}
 \qquad
 \begin{array}{r}
 a \times 8 + a \\
 \hline
 a \times 8 + a \\
 \hline
 a \times 9
 \end{array}$$

I/P [2:0] a  
 o/p [5:0] y

