#### CHERTMAN MURRIAMORE



# A novel single-ended 9T SRAM cell with write assist and decoupled read path for efficient low-voltage applications

Vansh Singhal<sup>2</sup> - Vansh Chudha<sup>1</sup> - Vansh Chopra<sup>1</sup> -Poornima Mittal<sup>2,2</sup>

Recursort, 27 January 2004 / Accepted: 25 April 2004 / Published cetter: 10 May 2004 © Blancot Videoperts's Institute of Computer Applications and Management 2004

Abstract. In this work, a power single ended single poet Write Asimi Read decoupled (WARD) 9T SRAM bitcall is proposed to enhance improved write latency. The design occurporates a low (treethold (V<sub>DI</sub>) write access transistor and lowerages vietnal ground (VGND) assist for low subage operation at 32 nm CMOS technology mole. If demonstrates notable improvements in write delay over conventional SRAM bitcalls. At V<sub>DB</sub>=0.6 V, the WARD 9T cell offers reduced write 11 delay and write 31 delay. Additionally, WARD 9T cell demonstrates a substantial reduction in read delay and biffing leakage attributed to the stacked configuration for negation and type transitions.

Keywords - Low power - SNM - Variation tolerant - VT cell

# I Introduction

In Hight of technological advancements, the proliferation of smart devices, and the widespread adoption of internet of things (MT) across surious industries, there is a burgeoning

5-6. Pourness Milital poursamentatife de acion

> Versily Singlest size habourch 1950 years Love

Varidy Charling Number has the 1801 Street Location

Vande Chiegra: semble 1902 Wemail arms

- Della Fachnological University, Della, India
- Department of Shecrotics and Communication Engineering, Halfs Taylandrigical University, Clotte 110042, India

moof for energy efficient architectures. Particularly in applications like wireless sensing networks (WSN) [1], where sensors continuously monitor environmental activities and transmit data wirelessly, energy consumption becomes a strictal common, sectoristing estimated buttery life. To address this, there has been a considerable focus on the design of low power static random access memory (SRAM) circuits (2, 3).

Over the part few decades, scaling Asset complementory assetul makes service and honey (CMOS) devices has been a providing strangy to enhance performance in terms of speed, power communities, monory density, and noise marning However, this approach, while effective in enducing power, han introduced challenges much as undesired leaking our sent, variability frames, and increased temporality to intro and intendic process variations. This has led to estimulates in trunsator's threshold voltime between adjucent trunsistool in a bileeft, monthing in asymmetrical characteristics. Several key purameters require attention to enhance the SRAM cell's performance, including power consumption reduction, low healtage, improved stability, and resolution of read-write conflicts. Ose method to address power commune tion is the reduction of the supply voltage. However, supply voltage scaling stirectly impacts dynamic power community tion quadratically and leakage power exponentially. This approach, while reducing power, advenuely affects eincuit. performance by incremiting sensitivity to process variations and significantly degrading noise margins. The continual effects of supply voltage sealing and augmented process variation have substantially increased the risk of reemory fulface and exponentially elevated read/write delays [4, 5]. Operational delays usculate with the desynscations of the storply voltage, familing the specif of the SRAM cell. In the deepauthorizationicum zagitine, autothreshield leukiaga hun conceptul us a significant issue in embedded cache. To minimae this,



transistor stacking presents a viable solution, reising a trancistor's threshold voltage to suppress leakage current. The strategic use of high threshold transistors in non-critical paths further reduces subthreshold leakage.


These aforementioned applications unconstant spendy operation and low lammey. To address these responsements, a single ended simple port topology based half safect from read decoupled (WARD) sine transister SRAM call is proposed in this paper that showeness shortened write delay by incorporating a low V<sub>III</sub> is type transister as with accuss transister and transmission gate in the leadback connection between inverter pair. Additionally, this cell yields read SNM free operation by dissociating read outron discharging path from memory core of the biscell. The proposed call exhibits considerably low dynamic owing to the single ended structure of the cell.

The treet of the paper is structured into the following metions. The proposed WARD 97 SRAM cell architecture in introduced in Section 2. A comparative evaluation for read and write delay performance metrics for the cells is demonstrated in accion 3. The state, and dynamic power usage and yair is notlimed in metrios 4. The performance and results of the studied SRAM cells are presented and analyzed in Section 5. The study concludes with key takenways in Section 6.

# Proposed write assist read decoupled 9T SRAM cell

The schematic diagram of proposed nine transition (9T). Write Arent Rend Decoupled (WARD) 5RAM bited) in shown in Fig.1. The core of WARD bit cell includes MN1-MN2 SMOS and MPI-MP2 PMOS transisters, learning an invertor pair lauch to store I-bit information. The cell registers rend SNM free operation by dissociating the rend path, comprised of MNS-MN6 transistors, from the inverter pair.

Fig. 1 in Schemasic Chaptum for Proposed Write Asses Boart Decrepted (WARD) 97 SRAM Cen & Boards curve of WARD 970 cell



latch. This, the proposed WARD VT SRAM and is highly stable during read operation. The must of transition MNS is shorted to internal majors node 'QB' whereas operation of transister MNS is governed by the read enable (RF) signal and its source is should be read wouthing (RWL) signif. The stacked conferentiation of these w-type transistors has preadly afteriones the hitting leakage. The serve path for the proposed WARD injust includes MN4 access translator, controlled by serite mable (WE) nignal. A transmission may MP3-MN3. controlled by the seculturik disabled (FD) and FDII signals respectively, is compleyed in between the feedback path of the invertor pair, thereby enhancing the write "1" performance of the bitself. Additionally, a flow Vest transistor MN4 is coupleyed in the write path resulting in a faster write '1' insicross complett inverters. A VGND signal is employed at the source of MN2 transmost, and to Vota to some write '1' operation and arounded otherwise. The proposed design achieves a noticeable reduction in dynamic power consumption. The cell works in different modes based on the configuration of different control algorith outlined in Table 1.

#### 2.1 Hold operation

An SRAM call pack into an energy saving mode in the hold mode, carefully storing in data without actively performing read or write operations. When the access translators are inactive, the internal core of ascenery is disconnected from the hidines preventing animamed interference. Hold static noise margin (HISNM) gauges the ability to retain eached data staring hold mode. SNM values are extracted using the method defined in [6], Fig. 1b alonghos the hold butterily curve for the proposed 9T cell. This analysis is imperative since memory operates in hold state for the both of time. The HSNM values for proposed 9T cell, at different operating voltage, is depicted in Table 2.



Tubble 1 Company suggests of Pergerman UT cold

	101	IIW1	RE	žυ	Finn	With	VCND
First.	GND	GND	CMD.	6260	Vin	GND	GND
Mead	Producend	CONT	Visco	COND	Vinti	CNO	GNII
Write: II	CND	Vine	12005	Vim	GNO	$V_{\rm BD}$	COMO
Wine I	V <sub>ee</sub>	V <sub>MH</sub>	GND	Vine	COND	Vinite	Vest

Table 2. Various performance motion comparison for Proposed 97 cell at different Voc.

	0.4 V	63.V.	10 to V	DIV	0.67
HENM (V)	0.132	0.174	0.217	0.256	(44.2223)
RESIMM (V)	0.332	0.174	0.217	6.256	0.775
Write Margin (V)	0.200	0.257	0.000	0.350	0.400
Write T stray land	34.23	0,933	3.370	0.639	0.934
Write W states land	1.132	3.341	0.703	0.574	0.644
Result chetay (1967	6.340	23.00	1.331	0.917	0.710
Result Prover (g/W)	0.029	2,480	6,699	13.35	25.77
Write T. Homes (pW)	0.071	0.244	0.770	D034	4.264
Write-W Stones (p/W)	0.343	1.964	4.234	8.300	\$4.64
Lautana Power (nW)	4.230	11.25	15.76	29.26	44.40

### 2.2 Read operation

During the read process, the initial step involves producing the hidden (BL) to V<sub>ED</sub>. Softmapointly, RE is associated and RWL is grounded to analytical a path for the hidden discharging current. Transition MNS is guiest to node 'QR' which makes the hidden discharge conditionally via MNS-MNS transistors based on the slave value cached in the invertee lately. If cached data in the highest is '1' (Qe'1', QH='0'), then hidden retains the pre-charged voltage.

Read Stability is the cell's shiftey to prevent the cambril data being mixibled shiring read process and the name is gauged via read static more margin (RSNM). The proposed cells design incorporates a dedicated read buller for reading operations to eliminate read apact problem. Thus read stability is not compromised in this design and read SNM is as good as hold SNM. To assess the reliability of proposed 9T cell in an SRAM array, a range of bidion capacitance values ranging from 10 to 10000, microring different array street, is taken into account. The study probes its influence on read delay within the SRAM array as shown in Fig. 3c as depicted in [2]. This extensive analysis which light into how varying hilling capacitance influences bidening conditions.

# 2.3 Write operation

During write operation, the desired data is written onto the billine and data is percented at node 'Q' and 'QU' arms sponds to logic state on hitting (BL). When BL is set to logic 'L'/'U', it generates logic 'L'/'U' at node Q and logic 'O'/'L' at node 'QB'. A low V'm device is strategically nulliced for the write access transmore (WAT). This device jurks up the driving strongth of WAT resulting in speedy write 'L'/'O' and improved write performance. Fig. 2a presented stribution curves that showcares the write 'L' delay of the 'TT' cell under two different scenarios: L. With write anial techniques: This configuration insuffice utilizing techniques designed to expedite the write 'L' operation. 2. Without write make techniques the improved to expedite the write 'L' operation. 2.




Fig. 2. a Wreat 6" Hong Climphysics Curve for proposed FT cast under two different accurates in WM Distribution Cough for the proposed FT Cut at different impressures a Manif Debry at a location of Bibliot Capacitance.



the above mentioned write assist techniques, establishing a refunded going for comparison.

In contrast to the traditional strice static smise margin (WSNM) method, Write Margin (WM) offer a feasible substitute as it effectively amoss the stability without reconstrating direct access to internal share surrage wides. The WM, in this study, is calculated using the method defined in [8]. The worst case WM is considered for carving out WM unalysis of proposed VI cell at different V<sub>IR</sub> in Table 2,

This study further explores how the serial margin (WM) of proposed SRAM architecture is allieded by process variations. In this work, derice's V<sub>TR</sub> is deviated 40 mV from its numinal value as investigate the biteelf's reliability for 25 data points. Fig. 3d demonstrates the WM distribution curves of proposed 9T cell across diverse temperature runse.

# 3 Read/write delay

Write duling or Write ancess time (Tax), a critical matric in SRAM performance, rolers to the duration required to successfully innerthe a new data value into the bitcell. It's typically measured us the time period that elapses between the Wordline (WL) signal activation and the point when the referent data male creates a designated voltage threshold. This threshold surus bused on whether "I" or '0" busing sentton. For write 'I' operation, the 'O' storing pode mud charge in 90% of Vocamal for write "O" operation, the "1" storing ends must discharge to 10% of V<sub>DB</sub>, as indicated in [V]. The write 1" (Two 1") and write 0" dather (Two 0") vulues for the proposed 91 cell under different operating wiltage is depicted in Tuble 2. An SRAM cell's sweed during the find. operation can be assessed using the read delay (Tax) meason. For single-ended read operations, Tex stands as the time. interest between the wordline's activation and the moment when billion discharges to half of initial probagged value, as indicated in [9]. The starf dulay (TgA) for the proposed 9T. cell under different spension william is depicted in Table 7.

### 4 Dynamic/static power consumption

Dynamic power discipation, attempering both dynamic mail power and dynamic write power, countrates a significant portion of the overall power discipation, primarily attributed to the charging/flockarging of large capacitances associated with hitbines and control signals. The widely acknowledged strategy for magazing dynamic power is the reduction in supply voltage, as it leads to a quadratic minimise to dynamic power (Passes). Considering that most SRAM binestly in an array are mactive for entended periods of time, static power leakage power is an important parariser (104, Mathematically, leakage power is expressed as the




Fig. 3: The programs design flow war FT SRAM count shape and the mechanism py processed for an personness analysis against state-ofths are SRAM colo.

product of  $V_{DR}$  and featings current. Dynamic scale power  $(P_{max})$ , dynamic scale '1' power  $(P_{max})$ , dynamic scale '0' power  $(P_{max})$  for proposed cell is depicted in Table 2 across different spectroity soltages.

#### 5 Cell performance and consumption

In this segment, the performance of the newly proposed 9T cell is assemed and extinuted via spice simulations at 32 ms technology rooks using Predictive Technology Model [11]. Fig. 3 illustrates the design process assumptating the design of the persposed 9T cell, which integrates write amost and



Table 3. Comparison of particulciacied SRAM cittle with proposed cell based on different darign matrice at V<sub>100</sub> = 0.6 V

	WARD OT off	π ;;;;(12)	mi lot	HIIWA [14]	907 581 191	1980 (191 AL	1017 1108   1364	=## [13)
HSNW (V)	0.2174	(6.EE)	6.229	0203	16226	0,125	0.175	0.216
RSNM (V)	84.2174	8.133	0.279	0.2173	8.235	0.125	0.085	0.216
WM (V)	0.700	0.000	0.104	0.101	0.29%	0.000	6334	(1/300)
Tax T taxa	3.770	m.717	0.634	10.0s	7.689	1.374	9.812	1.133
Tan O'tino	0.707	0.886	0.340	1.170	0.897	1.1902	1.199	1.190
T <sub>en</sub> (m)	1.351	6.392	2.097	E340	11.40	1347	1.188	2.005
Park (WALL	K 644	(13.22	4.294	6.677	8,826	6.677	20,579	4.2%
P. (680)	1,986	1.100	7.366	63606	13007	7.699	4000	31.293
F(pW)	4.734	1,30a	2.765	3.291	4.384	3.466	3,414	3.272
P(#W)	16.36	17.86	27.11	17.07	11.31	17.00	14.54	21/65

read decoupled accliniques. The michestology employed in conducting the performance analysis of the proposed architecture is also depicted, comparing it against state of the art SRAM bounds. To gauge the effectiveness of the proposed cell, a thorough comparison is conducted against pre-cainting SRAM bitself topologies as shown in Table 3. To assure this and relevant comparison, vising (aspect mim) of all the 0-type and p-type translature in both pre-catning cells and the proposed cell is prosumed to be 64/32 and 80/32 stapes (seely while for the transmission gate, both the translature are sized at 32/32 with a biffirm capacitume of 20/6. All the cells are simulated at an operating voltage of 0.6 V and 23 °C room temperature.

It is a vident from the Table 3 that among all the cells incorporating simple andred write structure, 9TP cell from heart write '0' shiftsy and third best write '1' shiftsy after 9T TRD and LTT cell due to the information of transmission gase in the write path and negative hidden scheme respectively. Among all the cells studied, only 7T and 10T cell has better read delay performance than 9TP cell but this improvement comes at a cost of increased billing leakage and degraded mad 5NM respectively. The 9TP cell consumes highest write '0' power after itT cell, attributed to the lower write '0' delay on P<sub>dynamic</sub> and delay shares inverse relationship with such other.

#### Conclusion and future scope

In this ready, a highly stable and release Write Amint Read Decoupled (WARD) 9T SRAM cell has been introduced in this work. The architecture of the cell designed for a 32 mm technology node. The read disturbance is eliminated by the proposed design due to the tase of a dissociated read path. Furthermore, the write '1' imms in the proposed single-ended design is removed with the aid of a feedback-cutting transmission gais, a low threshold write access transmission.

and VGNO write annit technique. The 9TP SRAM aboved norable enfrancements in RSSM (HSSM) and write 'th' dulay, surpaining other 9T cells disconned in this study. The suggested 9T cell demonstrates a significant enhancement in mathwrite spend. The cell introduced here could benefit from further analysis much as the impact of single event upwas (SEOs), Hipping of cell's state that to inmoved particles striking a semidisc node, on the sell's performance against harsh space radiations and other issues like half select disturbations for mannery array architecture design.

Fundim Not Arestrature

Data availability: My minimizer for me accorded data

Code availability Nor Ampticular

Declaration

Condict of interest. Not Appropriate

#### References

- Amendicardesistes A., Rappropriate P CBHRI VI SI conference and of verificing turns. Any opening based officing difficult report processor architecture for wireless autora modes. Lat. J Int Technol. 07:11. https://doi.org/10.1007/s41870.0109-00207-8
- Olivya, Mittat P (2002) A time-power high-performance wittage sense amplisher for static RAM and comparison with exacting current/vottage sense ampli- hers. Int 2 Int Technol. https://doi.org/10.1007/s.41870.022.00073-a
- Mintry NR, Dubriya MS (2019) Signature bound violation memory formation a delection bound approach for analysing sophisticated cyber attacks. Int J for Techniq 11(3):383-598. https:// doi.org/10.1007/s41870.008.004.1
- Sharma S, Dromin H, Sharma G (2000) A scent tow power and highly efficient inventor design, for J Int Technic (2/4):1111– 1116, https://doi.org/10.1007/s41429-00010-00517-4
- Monika, Motat P (2002) A most modified current computator based on extremely low vellage high compliance cutrent



- mirror but J by Technol 14(1): 523-331, https://doi.org/10. 10070-01970-003-00023-7
- Singhot V, Rawat H, Mirral P, Kiemer B (2023) A single-coded, single-port configuration fraced 9-T SIGAM cell for mahiting inflamment, Physica Scripta, 98(11), 115035
- Dabiya A, Mirat P, Robetta B (2023) Modified Decoupled Science Amplition with Improved Science Topod for Low Voltage Didlemental SEAM, ACM, Trans. Des Autom Finction Syst. https:// doi.org/10.1145/36.11672
- Nightzutch S, Ghotani M (2019) Two movet attra-tow-power SEAM cutte with separate read and write path. Counts Syst Signal Process 39(1):287-385
- Abbustan F, Cheltgeur M, Battu S (2022) A sengre-Sittler; 9T SRAM for tree-present near phreshold sparrition in ForFitT tents notes; Arab FSci Fig. 47(11): (4543–14556)
- Paum Francisco Busines and Benato Perus Ribas (2007). "Leakage current in sub-micromatur gates", Universidadel infernt do Rio Grande do Sut 3-28.
- Cher YK (2006) What is predictive inchnology media (PTM)? NICIDA News) 20(3):1. https://doi.org/10.13-0219-02801.18628
- Hawai B, Monat P (2022) A restable and temporation national tion interact. TT SIEAM cell with single billion configuration for the willing application. Circuits Seet Signal Process 43(5):2779–2001.

- Sough P, Vedivakurma SK (2018) Ulma-tow power high stubulity ST SRAM for application in object studing system. B-EE Access 6:2279–2290.
- Par S, Hour S, Kr. WH, Schan A (2019) Characterization of halfseriest tree write using VF SRAM cost. IEEE Trans Shortens Therman 66(11) 4745-4752
- Sachders A, Timur VK (2021) Design of mutti-cell aport immuno single- end SRAM for law power applications. AEU-Int J Electron C 128: 153516
- Abhanian F, Ghoripean M (2022) Design of a highly marke and robins: 10T 5RAM cell for long power periods applications. Citemet Syst Signal Pricess 41(10):5614-5612.
- Finner SS, Mearyer's MH, Hernald S (2010) A return and now power may - Oriental SRAM in 10 mm Visit IT Archaeology Anaton Sunger Circ. Nat Process 93(1):467–504

Springer Nature or its thereon (e.g., a seciety or other partner) holds exclusive rights to this article under a publishing agreement with the authority or other right-districtly suffer will ambridge of the accepted manuscript sersion of this article is saidly powered by the terms of such publishing agreement and applicable has

