A+B

BET- C202 (CSE/ME) SEMESTER EXAMINATION- MAY 2024 CLASS: B.TECH SEMESTER: II ELECTRONIC DEVICES

701	ELECTRONIC DEVICES Max. M	arke.	70
Time: 3	HOURS		
Note:	Question Paper is divided into two sections: A and B. Attempt both the sections as p	or Br	
	instructions.	CO	BL
	SECTION-A (SHORT ANSWER TYPE QUESTIONS)		
Instru- marks.	ctions: Answer any five questions in about 150 words each. Each question carries six $(5 \times 6 = 30 \text{ Marks})$		
Q-1	Analyze band structure of an open-circuited pn-junction.	3	4
ν.	Timary 20 dana da actare of an open discourse 1	2	2
Q-2	Explain hall effect principle with its applications.	2	2
Q-3	Define avalanche and ZENER breakdown mechanism in diode.	1	1
Q-4	Define Ebers-moll model of BJT.	1	1
	Explain the concept of ac and dc load line in BJT characteristics.	2	2
Q-5			
Q-6	Analyze graphically, the static and dynamic resistance of diode and approximate equivalent model of practical and ideal diode.	3	4
9-7	Define the working of pn junction as clippers and clampers circuit.	1	1
9-8	Define the pinch-off voltage of a JFET.	1	1
9-9	Explain the working of transistor as amplifiers, which configuration is mostly preferred?	2	2
Q-10	Define the merits and demerits of FET over BJT.	1	1
V-10	Define the means and	СО	BL
	SECTION-B (LONG ANSWER TYPE QUESTIONS)		
Instan	ctions: Answer any four questions in detail. Each question carries 10 marks.		
Instru	(4 X 10 = Marks)		
			6
Q-1	Design a voltage regulator that will maintain an output voltage of 20V across a 1-kΩ		
	load with an input that will vary between 30 and 50V. That is, determine the proper	•	
	value of R _S and the maximum current I _{ZM} .		
2مو	Compare different configurations of BJT.	4	4

	Analyze the ac model of BJT as an amplifier in COMMON-EMITTER configuration	3	4
Q-3	using h-parameters, that is, sman signal		
0.4	Explain the circuit diagram for collector-to-base, emitter-feedback bias and self-bias	2	2
Q-4	with their respective thermal stability equations.		
Q-5	Explain FET biasing, that is, Fixed-bias configuration, Self-bias configuration, Voltage-Divider biasing with their graphically solutions.	2	2
Q-9	Define the term Fermi-energy in semiconductors, and position of Fermi-level at different temperature and at different doping level in n-type semiconductor.	1	1
Q-7	Analyze the circuits for half and full wave rectifiers using PN-junction diode.	3	4
Q-8	Define the internal structure of JFET with its input and transfer characteristics.	1	1

the state of the s

Z046/BET-C202 PAGE 2