
ESC201T: Introduction to Electronics

Lecture 35: Combination circuit design-2

B. Mazhari Dept. of EE, IIT Kanpur


Digital Circuits

Combinational Circuits




Output is determined by current values of inputs only.

Sequential Circuits




Output is determined in general by current values of inputs and past values of inputs/outputs as well.

Design Flow




Mapping of Boolean expression to a Network of gates available in the library

$$y = \overline{x_1} \cdot \overline{x_2} \cdot x_3 + \overline{x_1} \cdot x_2 \cdot x_3 + x_1 \cdot \overline{x_2} \cdot x_3 + x_1 \cdot x_2 \cdot x_3$$





| Library of available Gates | Cost |
|--|------|
| Inverter | 1 |
| Two input NAND | 2 |
| Three input NAND | 3 |
| AND-OR-Invert $Y = \overline{AB + C}$ | 3 |


Implementation using only NAND gates



A SoP expression is easily implemented with NAND gates. f = a.b + c.d + g.h









There is a one-to-one mapping between AND-OR network and NAND network


Often there is lot of further optimization that can be done

Consider implementation of XOR gate $f = \overline{A}.B + A.\overline{B}$






$$f = \overline{A}.B + B.\overline{B} + A.\overline{B} + A.\overline{A}$$
$$= B(\overline{A} + \overline{B}) + A(\overline{A} + \overline{B})$$




Implementation using only NOR gates



To implement using NOR gates, it is easiest to start with minimized Boolean expression in POS form


$$f = (a+b).(c+d).(g+h)$$


$$f = (a+b).(c+d).(g+h)$$





There is a one-to-one mapping between OR-AND network and NOR network

To implement SoP expression using NOR gates, determine first the corresponding PoS expression and then follow the procedure outlined earlier











Similarly PoS expression can be implemented as NAND network by first converting it to SoP expression and then following the procedure outlined earlier

Design of Complex Combinational circuits




This design approach becomes difficult to use

Design system as a network of sub-systems that are of manageable size and can be implemented using the earlier approach of truth table, minimization etc.



General Approach




There are certain sub-systems or blocks that are used quite often such as:


- 1. decoders, encoders
- 2. Multiplexers
- 3. Adder/Subtractors, Multipliers
- 4. Comparators
- **5. Parity Generators**
- 6.

Decoders

Maps a smaller number of inputs to a larger set of outputs in general




| В | Α | Y_0 | Y ₁ | Y_2 | Y ₃ |
|---|---|-------|------------------|-------|-----------------------|
| 0 | 0 | 1 | 0 1 0 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| | | | | | |




| b | a | Y_0 | Y ₁ | Y_2 | Y ₃ 1 1 1 0 | |
|---|---|-------|----------------|-------|------------------------|--|
| C | 0 | 0 | 1 | 1 | 1 | |
| C | 1 | 1 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | 1 | 1 | 0 | |
| | | | | | | |


Active Low

Example






Decoder with Enable Input




| Ε | В | Α | Y_0 | Y ₁ | Y_2 | Y ₃ |
|---|---|---|-------|------------------|-------|----------------|
| 0 | X | X | 0 | 0 0 1 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |




| Ε | В | Α | Y ₀ | Y ₁ | Y_2 | Y ₃ |
|---|---|---|----------------|------------------|-------|----------------|
| 1 | X | X | 0 | 0 0 1 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |

Decoder: gate Implementation





| <u>E</u> | В | Α | Y_0 | Y ₁ | Y_2 | Y ₃ |
|----------|---|---|-------|------------------|-------|----------------|
| 0 | Х | X | 0 | 0 0 1 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |

$$Y_0 = E.\overline{B}.\overline{A}; Y_1 = E.\overline{B}.A; Y_2 = E.B.\overline{A}; Y_3 = E.B.A$$




A n to 2ⁿ decoder is a minterm generator







It can be used to implement any combinational circuit

| В | Α | f ₁ |
|---|---|----------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



Implementation of a 3-variable function with a 3-to-8 decoder






Although it is easy to implement any combinational circuit with this method, it is often very inefficient in terms of gate utilization. Note that this method does not require any minimization.


Implementing larger decoders using simpler ones.

3/8 decoder using 2/4 decoders




How many 2/4 decoders are required to implement a 4/16 decoder ?


| E | (| С | В | Α | y 0 | y ₁ | y ₂ | У 3 | y ₄ | y ₅ | У 6 | y ₇ |
|----|---|---|---|---|------------|-----------------------|-----------------------|------------|-----------------------|-----------------------|------------|-----------------------|
| |) | Х | Х | Х | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| (1 | | | | 0 | | | | | | | | |
| 1 | | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | | | | | | | | | | | | |





| <u>E</u> | В | Α | Y_0 | Y ₁ | Y_2 | Y ₃ |
|----------|---|---|-------|------------------|-------|----------------|
| 0 | Х | Х | 0 | 0 0 1 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |


Seven segment decoder

















Seven segment decoder






| Dec | | input | | | | Output | | | | | | |
|----------|---|-------|---|---|----|--------|---|---|---|---|---|---|
| Function | D | C | 8 | A | BI | a | Ь | С | d | 8 | f | g |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 3 | 1 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 4 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 5 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 8 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 10 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 11 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | G | 0 | 1 | 1 |
| 13 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 14 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 15 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BI | × | × | × | × | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| DC 00 | 00 | 01 | 11 | 10 1 |
|----------|----|----|----|---------|
| 01 | 0 | 1 | 1 | 0 |
| 11 | 0 | 1 | 0 | 0 |
| 10 | 1 | 1 | 0 | 0 |




Encoders

An encoder performs the inverse operation of a decoder.





| d_3 | d_2 | d_1 | d_0 | В | Α |
|-------|------------------|-------|-------|---|---|
| 0 | 0 0 1 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| | | | | l | |





$$B = \overline{d_1} \ \overline{d_0}$$

Multiplexers











| S ₁ | S ₀ | У |
|----------------|----------------|----------------|
| 0 | 0 | I ₀ |
| 0 | 1 | I ₁ |
| 1 | 0 | I_2 |
| 1 | 1 | l ₃ |




Mux is often used when resources have to be shared



| S_1 | S_0 | <i>y</i> = |
|-------|-------|------------|
| 0 | 0 | a+c |
| 0 | 1 | a+d |
| 1 | 0 | b+c |
| 1 | 1 | b+d |


Implementing Boolean expressions using Multiplexers



$$egin{array}{c|ccccc} x_1 & x_2 & y & & & \\ \hline 0 & 0 & 0 & & & \\ 0 & 1 & 1 & & y = x_2 \text{ when } x_1 = 0 \\ \hline 1 & 0 & 1 & & \\ 1 & 1 & 0 & & y = \overline{x_2} \text{ when } x_1 = 1 \\ \hline \end{array}$$


$$F(x, y, z) = \sum (1, 2, 6, 7)$$

A 3 variable function can be implemented with a 4:1 mux with 2 select lines




Mux is more efficient way of implementing combinational circuits as compared to decoders.

Mux. expansion





Mux. expansion



DeMultiplexer










| S_1 | S_0 | y ₀ | <i>y</i> ₁ | <i>y</i> ₂ | <i>y</i> ₃ |
|-------|-------|-----------------------|-----------------------|-----------------------|-----------------------|
| 0 | 0 | x 0 0 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | X | 0 | 0 |
| 1 | 0 | 0 | 0 | X | 0 |
| 1 | 1 | 0 | 0 | 0 | X |

Demultiplexer is very much like a decoder



| S ₁ | S ₀ | y ₀ | <i>y</i> ₁ | <i>y</i> ₂ | <i>y</i> ₃ |
|----------------|----------------|-----------------------|-----------------------|-----------------------|-----------------------|
| 0 | 0 | x 0 0 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | X | 0 | 0 |
| 1 | 0 | 0 | 0 | X | 0 |
| 1 | 1 | 0 | 0 | 0 | X |





| E | | В | Α | Y_0 | Y ₁ | Y ₂ | Y ₃ |
|---|---|---|---|-------|------------------|----------------|----------------|
| (|) | X | Х | 0 | 0 0 1 0 | 0 | 0 |
| | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| • | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| • | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| • | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

