ESC201T: Introduction to Electronics


Lecture 38: Sequential circuit design-2

B. Mazhari Dept. of EE, IIT Kanpur


Limitations of Combinational logic:

decisions can only be based on the present value of inputs

•A more general purpose decision making machine should be able to make decisions based on past values of inputs as well.



Limitations:




$$z[n] = x[n] .OR. z[n-1]$$

$$z[n] = x[n] .OR. x[n-1] .OR. x[n-2]x[0]$$

Requires infinite memory!

⇒Make provision for storage of past values of Outputs as well


Improved System:




Limitations:

z[n] = x[n] .OR. (x[n-1] .AND. z[n-1])

Requires two storage elements




However, by defining a new variable y[n] = x[n-1].AND. z[n-1], we can use only one storage element.




G-Number


Improved Decision Making Machine:




Since Output Z is a function of Y and X




G-Number






Mealy Sequential Machine


y: Present State Y: Next State






Moore Sequential Machine

Example of a synchronous sequential circuit



Analysis




The dependence of output z on input x depends on the state of the memory (A,B)


The memory has 2 FFs and each FF can be in state 0 or 1. Thus there are four possible states: AB: 00,01,10,11.

To describe the behavior of a sequential circuit, we need to show

- 1. how the system goes from one memory state to the next as the input changes
- 2. How the output responds to input in each state

Analysis of Sequential Circuits





$$D_A = A.x + B.x$$
; $D_B = \overline{A.x}$; $z = (A + B).\overline{x}$


$$A(t+1) = A(t).x + B(t).x$$

$$B(t+1) = \overline{A(t)}.x$$

$$z = (A+B).\overline{x}$$


State Transition Table

Presen	t State	Input	Nex	t State	Output
Α	В	Х	Α	В	z
0 0	0	0 1	0	0 1	0
0 0	1 1	0 1	0 1	0 1	1 0
1	0 0	0	0 1	0	0
1 1	1 1	0 1	0 1	0	1 0




	State Transition Table						
ı	Preser	nt State	Input	Next	State	Output	
	Α	В	Х	Α	В	z	
	0	0 0	0 1	00	0 1	0	
	0 0	1	0 1	0	0 1	1 0	
	1 1	0 0	0 1	0	0	1 0	
	1	1	0 1	0	0 0	1 0	

00) — Memory state in which FF A& B have output values 00





If x = 0 then z = 0, When the clock edge comes the system would stay in 00 state.

If x = 1 then z = 0. When the clock edge comes the system would go to 01 state.




Analysis of Sequential Circuits







ĺ	Preser	ıt State	Input	Next	State	Output	
	Α	В	Х	Α	В	z	
	0	0	0	0	0	0	
	0	0	1	0	1	0	
	0	1	0	0	0	1	
	0	1	1	1	1	0	
	1	0	0	0	0	1	
	1	0	1	1	0	0	
	1	1	0	0	0	1	
	1	1	1	1	0	0	


State Transition Table








System specification to State Transition Graph





Detect 3 or more consecutive 1's in the input stream



Conversion of State transition graph to a circuit


Example-1







3 blocks need to be designed

- 1. How many FFs do we need? NFFS can represent 2^N states so Minimum is 1
- 2. Which FF do we choose? Say D FF
- 3. How are the states encoded? Say FF output Q=0 represents S_0 and Q=1 represents S_1 state







State Transition Table							
Present State	Input	Next State	D	Output			
Q(t)	Х	Q(t+1)		Z			
0	0	0	0	0			
0	1	1	1	0			
1	0	1	1	0			
1	1	0	0	1			




$$D = \overline{Q}.x + Q.\overline{x} \quad ; \quad z = Q.x$$


Example-2





- 1. How many FFs do we need? 1
- 2. Which FF do we choose? Say JK FF
- 3. How are the states encoded? Say FF output Q=0 represents S_0 and Q=1 represents S_1 state







State Transition Table

I	Present State	Input	Next State	J K	Output
	Q(t)	Х	Q(t+1)		z
	0	0 1	0 1	0 X 1 X	0 0
	1	0	1 0	X 0 X 1	0 1


Q(t)	Q(t+1)	J K
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0



$$J = x ; K = x; z = Q.x$$




Example-3



	FF	O/P
State	Α	В
S ₀	0	0
S ₁	0	1
S ₂	1	0
S ₃	1	1

For 4 states a minimum of two FFs will be required. Let us choose 2 D FFs A &B



Presen	t State	Input	Next	State	Т	
Α	В	Х	Α	В	D_A	D_B
0 0	0	0	00	1 0	0	1
0	1 1	0	1	1 0	1	1
1 1	0	0 1	1 1	1 0	1	1
1 1	1	0	0	0	0	0

Present State Input		esent State Input Next State		Т		
Α	В	Х	Α	В	D_A	D_B
0 0	0 0	0	0 0	1 0	0 0	1 0
0 0	1	0 1	1 1	1 0	1	1
1 1	0	0 1	1 1	1 0	1	1
1 1	1	0	0	0	0	0 1

X ^{AE}	3	D _A	11	10_
0	0	17	0	77
1	0	1_1_	1	1.1
		L		

$$D_A = \overline{A}B + xB + A\overline{B}$$
$$= A \oplus B + x.B$$


$$D_{B} = \overline{x}.\overline{A} + \overline{x}.\overline{B} + x.A.B$$


$$= \overline{x}.(\overline{A} + \overline{B}) + x.A.B$$

$$= \overline{x}.\overline{AB} + x.AB = \overline{x} \oplus \overline{AB}$$


$$D_A = A \oplus B + x.B$$


$$D_{B} = \overline{x \oplus AB}$$





Sequential Circuits: Summary





•we need to know how the system goes from one state to another in response to the inputs and how the outputs respond to these changes

Synthesis involves the following tasks:

- Number of storage elements
- State Encoding
- Choosing a flipflop type to implement states
- Synthesize next state logic
- Synthesize output logic

