

VERIFICATION PLAN

Fundamentals of Pre-Silicon Validation Spring -2024

Asynchronous FIFO

Rafath Achugatla, Divya Sri Ayluri, Nandini Maddela,Pooja Satpute

Date: 04/22/2024

Contents

1 Introduction	2
1.1 Objective of the Verification Plan.....	2
1.2 Functional Intent	2
1.3 High Level Block Diagram	2
1.4 Design Description.....	2
1.5 Specifications of the Design.....	3
2 Verification Levels.....	3
2.1 Module Hierarchy	3
2.2 Controllability and Observability.....	3
2.3 Interface Signals.....	3
3 Required Tools.....	4
4 Functions to be verified	5
5 Tests and Methods	6
6 Resource Requirments.....	9
7 Coverage Requirements.....	10
8 Assertions.....	12
9 Schedule.....	12
10 References	13

1 Introduction


1.1 Objective of the Verification Plan

The objective of this verification plan is to ensure the functional correctness and performance compliance of the FIFO design. Specifically, the plan aims to verify a FIFO with a depth of 333, read idle cycles of 1, and write idle cycles of 2.

1.2 Functional Intent

Asynchronous FIFO's main purpose is to safely pass data from one clock domain to another asynchronous clock domain.

1.3 High Level Block Diagram



1.4 Design Description

An asynchronous FIFO design consists of data storage, control logic, and read and write pointers. Write operations store data at the write pointer position, while read operations retrieve data from the read pointer position. Control logic manages FIFO state, generating status signals indicating full, empty, half full, and half empty conditions. Data integrity is maintained through synchronization techniques, crucial for reliable data transfer.

1.5 Specifications of the Design

- Sender Clk Frequency(Mhz) = 500 Mhz
- Write Idle cycles = 2
- Write Burst size = 1024
- Receiver Clk Frequency(Mhz) = 225 Mhz
- Read Idle Cycles = 1
- Calculated minimum depth of the FIFO is 333.

2 Verification Levels

2.1 Module Hierarchy

We are verifying the FIFO design at the block level as it encapsulates the complete functionality of the FIFO.

2.2 Controllability and Observability

Controllability and Observability are achieved through dedicated input and output ports of the FIFO module, allowing effective stimulus application and result monitoring.

2.3 Interface Signals

FIFO Module Interface:

Definition: The primary interface of the FIFO module, including input and output ports.

Specifications: w_en: Write enable signal. clk: Write clock signal. w_rst: Active-low write reset signal. r_en: Read enable signal. clk: Read clock signal. r_rst: Active-low read reset signal. data_in: Input data bus for write operations. data_out: Output data bus for read operations. full: Output signal indicating FIFO full condition. empty: Output signal indicating FIFO empty condition.

Memory Interface (fifomem):

Definition: The interface between the FIFO module and the memory subsystem (fifomem). Specifications: w_en: Write enable signal. full: Input signal indicating FIFO full condition. clk: Write clock signal. w_addr: Write address bus. r_addr: Read address

bus. data_in: Input data bus for write operations. data_out: Output data bus for read operations.

Read Pointer Empty Module Interface (rptr_empty):

Definition: The interface of the module handling read pointer and empty condition.

Specifications: r_en: Read enable signal. clk: Read clock signal. r_rst: Active-low read reset signal. rq2_wptr: Input read pointer with write side. empty: Output signal indicating FIFO empty condition. r_addr: Output read address.

Write Pointer Full Module Interface (wptr_full):

Definition: The interface of the module handling write pointer and full condition.

Specifications: w_en: Write enable signal. full: Output signal indicating FIFO full condition. clk: Write clock signal. wq2_rptr: Input read pointer with write side. w_addr: Output write address. wptr: Output write pointer.

Synchronization Modules (sync_r2w, sync_w2r):

Definition: Modules ensuring synchronization between read and write pointers.

Specifications: clk, w_rst: Write clock and reset signals. r_ptr: Read pointer. rq2_wptr, wq2_rptr: Synchronized read and write pointers.

Half Full Module (half_full):

Definition: The module handles write pointer and half full condition. Specifications: r_ptr: Read pointer. w_ptr: Write pointer. w_half_full: Write half full signal.

Half Empty Module (half_empty):

Definition: The module handles write pointer and half empty condition. Specifications: r_ptr: Read pointer. w_ptr: Write pointer. r_half_empty: Read half empty signal.

3 Required Tools

3.1 Software and Hardware Tools

Questa sim.

3.2 Version control:

Git hub: https://github.com/DivyasriAyluri/team_11_Async_FIFO

4 Functions to be verified

4.1 Functions from specifications and implementation

Write Operation:

Function: Verify that data can be successfully written into the FIFO.

Description: Ensure that the FIFO accepts data when the write enable signal is asserted. Check if the data is correctly stored in the memory.

Read Operation:

Function: Verify that data can be successfully read from the FIFO.

Description: Ensure that the FIFO provides valid data when the read enable signal is asserted. Check if the data read matches the expected values.

FIFO Full Condition:

Function: Verify the FIFO full condition.

Description: Write data into the FIFO until it reaches its maximum depth. Verify that the FIFO signals a full condition correctly.

FIFO Empty Condition:

Function: Verify the FIFO empty condition.

Description: Read data from the FIFO until it becomes empty. Verify that the FIFO signals an empty condition correctly.

Idle Write Cycles:

Function: Verify the behavior during idle write cycles.

Description: Confirm that the FIFO remains stable during idle write cycles (when no data is being written). Check for any unintended side effects during idle write periods.

Idle Read Cycles:

Function: Verify the behavior during idle read cycles.

Description: Confirm that the FIFO remains stable during idle read cycles (when no data is being read). Check for any unintended side effects during idle read periods.

Reset Operation:

Function: Verify the reset functionality.

Description: Assert the reset signal and verify that the FIFO resets to its initial state, clearing all stored the data.

FIFO Half Empty Condition:

Function: Verify the FIFO half empty condition.

Description: Write data into the FIFO until it reaches its half of the depth. Verify that the FIFO signals a half empty condition correctly.

5 Tests and Methods

5.1 Testing methods to be used: Black/White/Gray Box

Black Box Testing: Functional verification based on specifications.

White Box Testing: Code coverage analysis and assertion-based verification.

Gray Box Testing: Scenario-based testing for corner cases.

Advantages and Disadvantages

Black Box Testing: PRO - High-level coverage. CON - Limited visibility into internals.

White Box Testing: PRO - In-depth analysis. CON - May miss system-level issues.

Gray Box Testing: PRO - Comprehensive testing. CON - Increased simulation time.


5.2 Verification Strategy: ((Dynamic Simulation, Formal Simulation, Emulation etc.)

Describe why you chose the strategy?

Verification Strategy: Dynamic Simulation.

Reasoning: Dynamic simulation balances accuracy and efficiency for FIFO verification.

5.3 Testbench Architecture & Components used(list and describe Drivers, Monitors, scoreboard, checkers etc.)



AFIFO_TB, a testbench module, initializes, sends signals to the DUT, and compares the output to the anticipated outcomes. We might map the code's components to the diagram in the following way to connect it to the image:

- Generator: The portion of the testbench (AFIFO_TB) that is controlled by w_en and generates random data(\$urandom) is the generator.
- Driver: The driver is represented by the signals w_en, data_in, clk, and w_rst that are driven from the testbench to the DUT.
- Monitor: The monitor in the testbench is the portion that reads the output data_out and verifies that it matches the expected data (verif_data_in).
- Scoreboard: The scoreboard mechanism consists of the array verif_data_q and the assertions that compare the output of the DUT (data_out) to the expected output (verif_data_in).

- **Interface:** Since the signals sent to and received from the DUT serve as the interface, this is implied in the testbench.

5.4 What is your driving methodology?

5.4.1 List the test generation methods (Directed test, constrained random)

Methods for Generating Tests: Constraint random testing and directed testing

While Constraint Random Testing (CRT) generates randomized stimuli under limitations to further explore the design space, Direct Testing entails building individual test cases based on design requirements. Both methods are essential for validating digital designs: CRT effectively investigates a wide range of test scenarios to find corner cases and unexpected behaviors, whereas Direct Testing concentrates on established criteria.

5.4.2 What will be your checking methodology?

1. **Self-Checking Testbench:** Using a testbench that contrasts the DUT's outputs with anticipated outcomes, this method automates stimulus production and response verification without the need for human participation.
2. **Assertion-Based Checking:** Uses conditional checks in the simulation to make sure the behavior of the DUT complies with predetermined constraints and design properties.
3. **Score boarding:** This technique predicts outputs by using a reference model, making it easier to compare the results to the real DUT replies and confirm that the behavior is right.
4. **Coverage Analysis:** Identifies design elements that have not been tested by measuring the degree to which the testbench exercises the DUT's state space.
5. **Randomized Testing:** This method creates random inputs to stress-test the DUT in a variety of circumstances, frequently revealing edge cases that weren't taken into account during directed testing.
6. **Directed Testing:** By creating targeted test cases and making sure that specific behaviors are implemented correctly, directed testing focuses on particular and crucial DUT functionalities.
7. **Simulation Control:** To replicate actual operational conditions, simulation control regulates the execution flow of the simulation environment, including clock cycles and reset sequences.

8. Logging and Error Reporting: To monitor test progress and help debug unsuccessful tests, this feature records and produces simulation data as well as error messages.

5.5 Test Scenarios

Name	Test Case Description
Basic 0,1 test for every bit	<ul style="list-style-type: none"> • Generate transactions with different values for each bit of wdata. • Ensure that each bin for wdata_bit0 through wdata_bit7 is hit.
r_inc check 0,1	<ul style="list-style-type: none"> • Generate transactions with different values for rinc. • Ensure that each bin for rinc_bin is hit.
w_inc check 0,1	<ul style="list-style-type: none"> • Generate transactions with different values for winc. • Ensure that each bin for rinc_winc is hit.
w_rst	<ul style="list-style-type: none"> • Generate transactions with different values for wrst_n. • Ensure that each bin for rinc_wrst_n is hit.
r_rst	<ul style="list-style-type: none"> • Generate transactions with different values for rrst_n. • Ensure that each bin for rinc_rrst_n is hit.
w_full	<ul style="list-style-type: none"> • Generate transactions to fill the FIFO. • Generate transactions to empty the FIFO. • Ensure that both bins for wfull_bin are hit.
r_empty	<ul style="list-style-type: none"> • Generate transactions to fill the FIFO. • Generate transactions to empty the FIFO. • Ensure that both bins for rempty_bin are hit.

6 Resource Requirments

6.1 Team members and who is doing what and expertise.

No	Task	Responsible Person	Status	Comments
----	------	--------------------	--------	----------

1	Design and implementation	Pooja & Rafath	Completed	Reviewed the sunburst papers and implemented the design accordingly.
2	Basic Testbench	Nandini & Divya	Completed	The testbench plan has been written and testcases
3	Final academic paper	Divya, Nandini, Pooja & Rafath	In Progress	Final Report of the Project.
4	Design specification document	Pooja & Rafath	Completed	Depth calculation modules understanding, and plan has been made for the design and modules has been splitted.
5	Verification plan document	Divya & Nandini	Completed	Gives the overview of the verification test plan.
6	The sunburst paper review	Divya, Nandini, Pooja & Rafath	Completed	The sunburst paper has been reviewed and design implementation method has been decided accordingly.
7	Power point slides	Divya, Nandini, Pooja & Rafath	In Progress	Preparing the slides for the presentation.

7 Coverage Requirements

7.1 Describe Code and Functional Coverage goals for the DUV.

Address Coverage:

Objective: All addressable memory regions should be fully covered.

Conditions: During the simulation, make sure that every memory location in the FIFO is accessed.

Make sure no memory locations are untested or inaccessible.

Coverage of All potential Data Widths:

Objective: The objective is to cover all potential data widths.

Conditions: Use different data lengths for read and write operations.

Make that all supported data widths have undergone sufficient testing.

Boundary Value Coverage:

Objective: Reach coverage at data width and address boundary values.

Conditions: Test write and read operations at the address and data width minimum and maximum values.

Conditions of FIFO Full and Empty:

Objective: The objective is to cover both FIFO full and empty circumstances.

Conditions: Assure correct handling by simulating situations in which the FIFO is full or empty.

Compose and Read Idle Cycles:

Objective: The objective is to cover the read and write idle cycles.

Conditions: Verify proper handling and introduce idle cycles during read and write operations.

7.2 Formulate conditions of how you will achieve the goals. Explain the Covergroups and Coverpoints and your selection of bins.**Covergroups and Coverpoints:**

Explanation: Definitions of covergroups and coverpoints are provided in order to capture important facets of the FIFO process.

Conditions: Track address coverage, data width coverage, and FIFO status conditions via covergroups.

Establish coverpoints to record particular situations, like full and empty states.

Choosing Bins:

Explanation: To classify simulation results, specify bins inside covergroups.

Conditions: To distinguish between different address values, data widths, and FIFO status conditions, use bins.

Make sure that every bin relates to a certain FIFO functional component.

8 Assertions

8.1 Describe the assertions that you are planning to use and how it will help you improve the overall coverage and functional aspects of the design.

FIFO Full and Empty Assertions:

Description: Checks for FIFO full and empty states using assertions.

Conditions:

Use assertions to track and confirm that the FIFO operates as intended when it is full or empty.

Data Integrity Assertions:

Description: Assertions to guarantee data integrity during read and write operations are referred to as data integrity assertions.

Conditions: Compare predicted and observed data values using assertions, making sure they are consistent.

Address Range Assertions:

Description: Guarantees that memory accesses remain inside the allowed address range through assertions.

Conditions: Use assertions to make sure that every memory access occurs inside the anticipated address range.

Idle Cycle assertions:

Description: Statements to verify proper management of idle cycles, both read and write.

Conditions: Verify that the FIFO acts correctly during idle cycles by using assertions.

9 Schedule

- **Week 1**(04/16/24 – 04/24/24): The sunburst paper has been reviewed and design implementation method has been decided. Design specification and verification plan documents are written. Implemented design and verified it with testbench.
- **Week 2:** Develop Class based testbench and testbench components. Verify it with randomized burst of data. Update verification plan document according to the changes made.
- **Week3:** Completed Class based testbench. Create code-coverage and functional coverage documents.
- **Week4:** Develop UVM testbench. Utilize UVM_MESSAGING and UVM_LOGGING mechanisms to create and log the reports and data.
- **Week5:** Complete the UVM architecture, UVM environment and UVM testbench. Create a few scenarios of bug injection and verify it. Finalize documents, paper and presentations.

10 References

1. S. Cummings, "FIFOs: Fast, predictable, and deep," in Proceedings of SNUG, 2002. [Online]. Available: http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf.
2. S. Cummings, "FIFOs: Fast, predictable, and deep (Part II)," in Proceedings of SNUG, 2002. [Online]. Available: http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO2.pdf.
3. Putta Satish, "FIFO Depth Calculation Made Easy," [Online]. Available: <https://hardwaregeeksblog.files.wordpress.com/2016/12/fifodepthcalculationmadeeasy2.pdf>.
4. A. Author et al., "Title of the Paper," in Proceedings of the Conference, 2015, pp. 123-456. [Online]. Available: <https://ieeexplore.ieee.org/abstract/document/7237325>.
5. M. Last Name et al., "Designing Asynchronous FIFO," [Online]. Available: <https://d1wqtxts1xzle7.cloudfront.net/56108360/EC109-libre.pdf>.
6. A. Author et al., "Title of the Paper," in Proceedings of the Conference, 2011, pp. 789-012. [Online]. Available: <https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6041338>
7. Author, "Title of the Video," [Online]. Available: <https://www.youtube.com/watch?v=UNoCDY3pFh0>
8. Open AI, "Chat GPT," [Online].