

API ABDUL KALAM TECHNOLOGICAL UNIVERSITY

Scheme for Valuation/Answer Key

Scheme of evaluation (marks in brackets) and answers of problems/key
FIFTH SEMESTER B.TECH DEGREE EXAMINATION, DECEMBER 2021
Course Code: CST 307

Course Name: MICROPROCESSORS AND MICROCONTROLLERS

Max. Marks: 100 Duration: 3 Hours

PART A (Answer all questions; each question carries 3 marks) Marks 3 1 List any six features -3 marks 2 3054 * 10 + 1580 = 31AC0h3 3 marks 3 Directives 1 marks a) 1 mark b) 1 mark 3 4 Instructions 2 marks and examples 1 marks 3 5 interrupt address resolution steps – 3 marks 3 6 Software vs hardware, maskable vs non-maskable 3 7 Group A(or Port A) mode 0, Port A –output, Port C Upper- Output, 3 Group B(or Port B) mode 1, Port B – Input, Port C Lower – Output 8 8257 features - 3marks 3 9 Minimum 3 difference 3 marks 3 10 3 IO ports - 3 marks PART B (Answer one full question from each module, each question carries 14 marks) Module -1 11 Diagram 4 explanation 6 10 a) b) Min 4 differences 4 12 Read Timing diagram - 4.5 marks 9 a) Write Timing diagram - 4.5 marks Flag register diagram 2 marks explanation 3 marks 5 b) Module -2 13 Any six valid addressing modes supported by 8086 with one example for 9 a) each can be given full marks. 1 mark for Addressing mode, 0.5 marks for example. Min 4 instruction 4 marks + example 1 marks 5 b) 7 14 a) Instruction AX BX $\mathbf{C}\mathbf{X}$ DX CF SF **ZF**





ROR AX,	0003h	0031h	0032h	0033h	0	0	0
04h							
CMP BX, CX	0030h	0031h	0032h	0033h	1	1	0
XCHG CX,	0030h	0031h	0033h	0032h	0	0	0
DX							
AND AX,	0030h	0031h	0032h	0033h	0	0	0
BX							
LOOP Addr	0030h	0031h	0031h	0033h	0	0	0
XOR AX,	0000h	0031h	0032h	0033h	0	0	1
AX							
STC	0030h	0031h	0032h	0033h	1	0	0

¹ mark for each for correct instruction execution

			i	
	b)	Proper use of Instruction – 3, Correct logic - 4 marks	7	
		Module -3		
15	a)	Stack structure diagram 2 , marks operations PUSH, POP – 2 marks	4	
	b)	Memory address calculations – 5 marks + interfacing diagram 5 marks	10	
16 a)		8259 block diagram 3 marks explanation 5 marks		
	b)	IVT 2 marks structure and its operation 3marks diagram 1 mark	6	
		Module -4		
17	a)	Block diagram – marks explanation 5 marks mode of operation 4	9	
		marks		
	b)	Mode of operation 5 marks	5	
18	a)	8255 block diagram 3 marks explanation 5 marks	8	
	b)	DMA address reg, Terminal count reg, Mode set reg, status reg 2	6	
		marks Explanation 4 marks		
		Module -5		
19	a)	Internal RAM organization diagram- 4 marks explanation 4 marks	8	
	b)	Addressing modes 1 marks each, examples 0.5 marks each	6	
20	a)	Diagram 4 marks explanation 5 marks	9	
	b)	Any 5 Special function registers and its use- 5 marks	5	
