

## MODULE 3 STACKS AND INTERRUPTS OF 8086

### STACK STRUCTURE OF 8086

Stack is a block of memory that may be used for temporarily for storing contents of register inside CPU. The stack is a block of memory that is accessed using SP and SS registers. The stack works in LIFO (Last In First Out) manner.

Stack contains a set of sequentially arranged data bytes, with last item appearing on top of it. This item is popped off from the stack when used by CPU.

The stack pointer is a 16 bit register that contains the offset of the address that lies in the stack segment.

The stack segment has maximum 64 Kbytes locations, and thus may overlap with other segments.

The stack segment register contains the base address of the stack in the memory.

The stack segment register and stack pointer register together address the stack top.

Each push operation decrements the stack pointer, while each pop operation increments the stack pointer.

Suppose, a main program is being executed by the processor. At some stage during the execution of the program, all the registers in the CPU may contain useful data. In case there is a subroutine CALL instruction at this stage, there is a possibility that all or some of the registers of the main program may be modified due to the execution of the subroutine. This may result in loss of useful data, which may be avoided by using the stack. At the start of the subroutine, all the registers' contents of the main program may be pushed onto the stack one by one. After each PUSH operation SP will be modified as already explained before. Thus all the registers can be copied to the stack. Now these registers may be used by the subroutine, since their original contents are saved onto the stack. At the end of the execution of the subroutine, all the registers can get back their original contents by popping the data from the stack. The sequence of popping is exactly the reverse of the pushing sequence. In other words, the register or memory location that is pushed into the stack at the end should be popped off first.




Fig. 4.1 Stack-top Address Calculation

### INTERRUPTS

An INTERRUPT is a condition that causes the microprocessor to temporarily work on a different task and then return to its previous task. Interrupt is an event or signal that request to attention of CPU. Whenever an interrupt occurs the processor completes the execution of the current instruction and starts the execution of an Interrupt Service Routine (ISR) or Interrupt Handler. ISR is a program that tells the processor what to do when the interrupt occurs. After the execution of ISR, control returns back to the main routine where it was interrupted.

### INTERRUPT PINS

There are two interrupt pins in 8086. **NMI** and **INTR**

**NMI**: It is a single non-maskable interrupt pin (NMI) having higher priority. When this interrupt is activated, these actions take place –

- Completes the current instruction that is in progress.
- Pushes the Flag register values on to the stack.
- Pushes the CS (code segment) value and IP (instruction pointer) value of the return

address on to the stack.

- IP is loaded from the contents of the word location 00008H.(Type  $2 \times 4 = 00008$  H)
- CS is loaded from the contents of the next word location 0000AH.
- Interrupt flag and trap flag are reset to 0.

**INTR:** The INTR is a maskable interrupt pin. It can be accepted (enable) or rejected (masked). The microprocessor enabled the interrupt using set interrupt flag instruction. It should disable using clear interrupt Flag instruction. The following actions are taken by the microprocessor –

- First completes the current instruction.
- Activates INTA output and receives the interrupt type, say X.
- Flag register value, CS value of the return address and IP value of the return address are pushed on to the stack.
- IP value is loaded from the contents of word location  $X \times 4$
- CS is loaded from the contents of the next word location.
- Interrupt flag and trap flag is reset to 0

## OPERATION SEQUENCE OF INTERRUPTS

1. External interface sends an interrupt signal, to the Interrupt Request (INTR) pin, or an internal interrupt occurs.
2. The CPU finishes the present instruction (for a hardware interrupt) and sends Interrupt Acknowledge (INTA) to hardware interface.
3. The interrupt type N is sent to the Central Processor Unit (CPU) via the Data bus from the hardware interface.
4. The contents of the flag registers are pushed onto the stack.
5. Both the interrupt (IF) and (TF) flags are cleared. This disables the INTR pin and the trap or single-step feature.
6. The contents of the code segment register (CS) are pushed onto the Stack.
7. The contents of the instruction pointer (IP) are pushed onto the Stack.
8. The interrupt vector contents are fetched, from  $(4 \times N)$  and then placed into the IP and from  $(4 \times N + 2)$  into the CS so that the next instruction executes at the interrupt service procedure addressed by the interrupt vector.
9. While returning from the interrupt-service routine by the Interrupt Return (IRET) instruction, the IP, CS and Flag registers are popped from the Stack and return to their state prior to the interrupt




Fig. 4.4 Interrupt Response Sequence

## DIFFERENCE BETWEEN POOLING AND INTERRUPTS

In INTERRUPT method, whenever any device needs service from microprocessor, the device notifies to processor by sending signal called interrupt. Upon receiving an interrupt signal, the microprocessor holds whatever it is doing and serves the corresponding device. The program associated with the interrupt is called the interrupt service routine (ISR) or interrupt handler.

In POLLING method, the microprocessor continuously monitors the status of a given device; when the status condition is met, it performs the service. After that, it moves on to the next device until each one is serviced. Although polling can monitor the status of several devices and serve each of them if certain conditions are met.

## **SOURCES OF INTERRUPTS**

Broadly, there are two types of interrupts. The first out of them is *external interrupt* and the second is *internal interrupt*. In external interrupt, an external device or a signal interrupts the processor from outside or, in other words, the interrupt is generated outside the processor, for example, a keyboard interrupt. The internal interrupt, on the other hand, is generated internally by the processor circuit, or by the execution of an interrupt instruction. The examples of this type are divide by zero interrupt, overflow interrupt, interrupts due to INT instructions, etc.

## **TYPES OF INTERRUPTS**

In general, there are two types of Interrupts:

**Internal (or) Software** Interrupts are generated by a software instruction and operates similarly to a jump or branch instruction.

**External (or) Hardware** Interrupts are caused by an external hardware module

**HARDWARE INTERRUPTS:** One source is from an external signal applied to NMI or INTR input pin of the processor. The interrupts initiated by applying appropriate signals to these input pins are called hardware interrupts. Hardware interrupts are generated by hardware devices when something unusual happens; this could be a key-press or a mouse move or any other action. It can be divided into two: 1. Maskable 2. Non maskable

- **Maskable Interrupts:** There are some interrupts which can be masked (disabled) or enabled by the processor.
- **Non-Maskable Interrupts:** There are some interrupts which cannot be masked out or ignored by the processor. These are associated with high priority tasks which cannot be ignored (like memory parity or bus faults).

**SOFTWARE INTERRUPTS:** Interrupts are generated by a software instruction and operate similarly to a jump or branch instruction. 256 interrupts are there. INT n is invoked as software interrupts- n is the type no in the range 0 to 255 (00 to FF). Interrupts are divided into three groups

- Type 0 to Type 4 (Dedicated Interrupts)
  - **TYPE 0** interrupt represents division by zero situation.
  - **TYPE 1** interrupt represents single-step execution during the debugging of program.
  - **TYPE 2** interrupt represents non-maskable NMI interrupt.
  - **TYPE 3** interrupt represents break-point interrupt.
  - **TYPE 4** interrupt represents overflow interrupt.
- Type 5 to 31 (Not used by 8086, reserved for higher processor like 80286, 80386....)
- Type 32-255 (Available for user): User defined interrupts

## **INTERRUPT SERVICE ROUTINE**

For every interrupt, there must be an interrupt service routine (ISR), or interrupt handler. When an

interrupt is invoked, the microprocessor runs the interrupt service routine. For every interrupt, there is a fixed location in memory that holds the address of its ISR. The group of memory locations set aside to hold the addresses of ISRs is called the **interrupt vector table**.

When an interrupt is occurred, the microprocessor stops execution of current instruction. It transfers the content of program counter into stack. It also stores the current status of the interrupts internally but not on stack. After this, it jumps to the memory location specified by Interrupt Vector Table (IVT). After that the code written on that memory area will execute.

## **INTERRUPT VECTOR TABLE**

The interrupt vector (or interrupt pointer) table is the link between an interrupt type code and the procedure that has been designated to service interrupts associated with that code. 8086 supports total 256 types i.e. 00H to FFH. The first 1Kbyte of memory of 8086 (00000 to 003FF) is set aside as a table for storing the starting addresses of Interrupt Service Procedures (ISPs). Since 4-bytes are required for storing starting addresses of ISPs, the table can hold 256 Interrupt procedures. The starting address of an ISP is often called the **Interrupt Vector or Interrupt Pointer**. Therefore, the table is referred as **Interrupt Vector Table**.




Fig. 4.5 Structure of Interrupt Vector Table of 8086/88

## **TYPES OF INTERRUPTS:**

### **Predefined Interrupts:**

**Divide-By-Zero Interrupt-Type 0:** The 8086 will automatically do a type 0 interrupt if the result of a DIV operation or an IDIV operation is too large to fit in the destination register. For a type 0 interrupt, the 8086 pushes the flag register on the stack, resets IF and TF and pushes the return addresses on the stack.

**Single Step Interrupt-Type 1:** The use of single step execution feature is found in some of the monitor & debugger programs. When we tell a system to single step, it will execute one instruction and stop. We can then examine the contents of registers and memory locations.

**Non-maskable Interrupt-Type 2:** The 8086 will automatically do a type 2 interrupt response when it receives a low to high transition on its NMI pin. When it does a type 2 interrupt, the 8086 will push the flags on the stack, reset TF and IF, and push the CS value and the IP value for the next instruction on the stack. It will then get the CS value for the start of the type 2 interrupt service procedure from address 0000AH and the IP value for the start of the procedure from address 00008H.

**Breakpoint Interrupt-Type 3:** The type 3 interrupt is produced by execution of the INT3 instruction. The main use of the type 3 interrupt is to implement a breakpoint function in a system. The breakpoint feature executes all the instructions up to the inserted breakpoint and then stops execution. The mnemonic for the instruction is INT3. Whenever we insert a breakpoint, the system executes the instructions up to the breakpoint and then goes to the breakpoint procedure.

**Overflow Interrupt-Type4:** The 8086 overflow flag will be set if the signed result of an arithmetic operation on two signed numbers is too large to be represented in the destination register or memory location

## MASKABLE AND NON MASKABLE INTERRUPTS

### **NMI (Non mask-able interrupt)-**

- This is a non-mask-able, edge triggered, high priority interrupt.
- On receiving an interrupt on NMI line, the microprocessor executes INT
- Microprocessor obtains the ISR address from location  $2 \times 4 = 00008H$  from the IVT.
- It reads 4 locations starting from this address to get the values for IP and CS to execute the ISR.

### **INTR (Maskable Interrupt)-**

This is a mask-able, level triggered, low priority interrupt.

- On receiving an interrupt on INTR line, the microprocessor executes 2 INTA pulses.
- 1st INTA pulse – The interrupting device calculates (prepares to send) the vector number. 2nd INTA pulse – The interrupting device sends the vector number 'N' to the microprocessor.
- Now microprocessor multiplies  $N \times 4$  and goes to the corresponding location in the IVT to obtain the ISR address. INTR is a mask-able interrupt.
- It is masked by making  $IF = 0$  by software through CLI instruction.
- It is unmasked by making  $IF = 1$  by software through STI instructions.




Fig. 4.6 Interrupt Acknowledge Sequence of 8086

Suppose an external signal interrupts the processor and the pin  $\overline{LOCK}$  goes low at the trailing edge of the first ALE pulse that appears after the interrupt signal preventing the use of bus for any other purpose.

The pin  $\overline{LOCK}$  remains low till the start of the next machine cycle.

With the trailing edge of  $\overline{LOCK}$ , the  $\overline{INTA}$  goes low and remains low for two clock states before returning back to the high state.

It remains high till the start of the next machine cycle, i.e. next trailing edge of ALE.

Then  $\overline{INTA}$  again goes low, remains low for two states before returning to the high state. The first trailing edge of ALE floats the bus  $AD_0-AD_7$ , while the second trailing edge prepares the bus to accept the type of the interrupt. The type of the interrupt remains on the bus for a period of two cycles.

## INTERRUPT PROGRAMMING

While programming for any type of interrupt, the programmer must, either externally or through the program, set the interrupt vector table for that type preferably with the CS and IP addresses of the interrupt service routine. The method of defining the interrupt service routine for software as well as hardware interrupt is the same. Figure 4.7 shows the execution sequence in case of a software interrupt. It is assumed that the interrupt vector table is initialised suitably to point to the interrupt service routine. Figure 4.8 shows the transfer of control for the nested interrupts.




Fig. 4.7 Transfer of Control during Execution of an Interrupt Service Routine




Fig. 4.8 Transfer of Control for Nested Interrupts


## PROGRAMMABLE INTERRUPT CONTROLLER 8259A

The 8259A is a programmable interrupt controller designed to work with Intel microprocessor 8080 A, 8085, 8086, 8088. Programmable Interrupt controller able to handle no of interrupts at a time.

Features:

- 8 levels of interrupts.
- Can be cascaded in master-slave configuration to handle 64 levels of interrupts.
- Internal priority resolver.
- Individually maskable interrupts.
- Modes and masks can be changed dynamically.
- Accepts IRQ, determines priority, checks whether incoming priority > current level being serviced, issues interrupt signal.
- In 8086 mode, provides 8 bit vector number.
- Starting address of ISR or vector number is programmable.
- No clock required.

## ARCHITECTURE OF 8259A





**Interrupt Request Register (IRR)** The interrupts at IRQ input lines are handled by Interrupt Request Register internally. IRR stores all the interrupt requests in it in order to serve them one by one on the priority basis.

**In-Service Register (ISR)** This stores all the interrupt requests those are being served, i.e. ISR keeps a track of the requests being served.

**Priority Resolver** This unit determines the priorities of the interrupt requests appearing simultaneously. The highest priority is selected and stored into the corresponding bit of ISR during  $\overline{INTA}$  pulse. The  $IR_0$  has the highest priority while the  $IR_7$  has the lowest one, normally in fixed priority mode. The priorities however may be altered by programming the 8259A in rotating priority mode.

**Interrupt Mask Register (IMR)** This register stores the bits required to mask the interrupt inputs. IMR operates on IRR at the direction of the Priority Resolver.

**Interrupt Control Logic** This block manages the interrupt and the interrupt acknowledge signals to be sent to the CPU for serving one of the eight interrupt requests. This also accepts the interrupt acknowledge ( $\overline{INTA}$ ) signal from CPU that causes the 8259A to release vector address on to the data bus.

**Data Bus Buffer** This tristate bidirectional buffer interfaces internal 8259A bus to the microprocessor system data bus. Control words, status and vector information pass through data buffer during read or write operations.

**Read/Write Control Logic** This circuit accepts and decodes commands from the CPU. This block also allows the status of the 8259A to be transferred on to the data bus.

**Cascade Buffer/Comparator** This block stores and compares the IDs of all the 8259As used in the system. The three I/O pins  $CAS_0-2$  are outputs when the 8259A is used as a master. The same pins act as inputs when the 8259A is in the slave mode. The 8259A in the master mode, sends the ID of the interrupting slave device on these lines. The slave thus selected, will send its pre-programmed vector address on the data bus during the next  $\overline{INTA}$  pulse.

## PIN DESCRIPTION:

Pins	Description
CS	Active low chip for enabling RD/WR operations.
$\overline{WR}$	Active low write enable input. This enables to accept command words from CPU
$\overline{RD}$	Active low read input. Enables to release status onto data bus
$D_7 - D_0$	These pins forms bidirectional data bus that carries 8 bit data either to control word or from status word register. These also carries interrupt vector information
$CAS_2 - CAS_0$	A single 8259A gives 8 interrupts, if more interrupts are required, the 8259A is used in cascaded mode to provide 64 interrupts lines. Also act as select lines for addressing slaves in 8259A
$\overline{PS}/\overline{EN}$	This pin is a dual-purpose pin. When chip is used in buffered mode, it can be used as buffer enable to control buffer transceivers. If not used in buffered mode then pin is used as input to designate whether chip is used as master or slave.
INT	This pin goes high whenever a valid interrupt request is asserted. This is used to interrupt CPU and is connected to interrupt input of CPU
$IR_0 - IR_7$	These pins act as input to accept requests to CPU.
$\overline{INTA}$	This pin is an input used to strobe 8259A interrupt vector data onto to the data bus.

## INTERRUPT SEQUENCE IN 8086

The Interrupt sequence in an 8086-8259A system is described as follows:

1. One or more IR lines are raised high that set corresponding IRR bits.
2. 8259A resolves priority and sends an INT signal to CPU.
3. The CPU acknowledge with  $\overline{INTA}$  pulse.

- Upon receiving an INTA signal from the CPU, the highest priority ISR bit is set and the corresponding IRR bit is reset. The 8259A does not drive data during this period.
- The 8086 will initiate a second INTA pulse. During this period 8259A releases an 8-bit pointer on to a data bus from where it is read by the CPU.
- This completes the interrupt cycle. The ISR bit is reset at the end of the second INTA pulse if automatic end of interrupt (AEIOI) mode is programmed. Otherwise ISR bit remains set until an appropriate EOI command is issued at the end of interrupt subroutine.

## INTERFACING MEMORY WITH 8086

### Static RAM Interfacing:

The general procedure of static memory interfacing with 8086 is briefly described as follows:

- Arrange the available memory chips so as to obtain 16-bit data bus width. The upper 8-bit bank is called 'odd address memory bank' and the lower 8-bit bank is called 'even address memory bank', as described in memory organisation in Chapter 1.
- Connect available memory address lines of memory chips with those of the microprocessor and also connect the memory  $\overline{RD}$  and  $\overline{WR}$  inputs to the corresponding processor control signals. Connect the 16-bit data bus of the memory bank with that of the microprocessor 8086.
- The remaining address lines of the microprocessor,  $\overline{BHE}$  and  $A_0$  are used for decoding the required chip select signals for the odd and even memory banks. The  $\overline{CS}$  of memory is derived from the O/P of the decoding circuit.

#### Program 5.1


Interface two  $4K \times 8$  EPROMs and two  $4K \times 8$  RAM chips with 8086. Select suitable maps.

**Table 5.1** Memory Map for Problem 5.1

Address	$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_{09}$	$A_{08}$	$A_{07}$	$A_{06}$	$A_{05}$	$A_{04}$	$A_{03}$	$A_{02}$	$A_{01}$	$A_{00}$
FFFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
EPROM								8K $\times$ 8												

**Table 5.1** (Contd.)

Address	$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_{09}$	$A_{08}$	$A_{07}$	$A_{06}$	$A_{05}$	$A_{04}$	$A_{03}$	$A_{02}$	$A_{01}$	$A_{00}$
FE000H	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
FDFFFH	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
RAM								8K $\times$ 8												
FC000H	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0



**Fig. 5.1** Interfacing Problem 5.1



<i>Decoder I/P</i> $\rightarrow$ <i>Address/ BHE</i> $\rightarrow$	$A_2$ $A_{13}$	$A_1$ $A_0$	$A_0$ $BHE$	<i>Selection/</i> <i>Comment</i>
Word transfer on $D_0 - D_{15}$	0	0	0	Even and odd addresses in RAM
Byte transfer on $D_7 - D_0$	0	0	1	Only even address in RAM
Byte transfer on $D_8 - D_{15}$	0	1	0	Only odd address in RAM
Word transfer on $D_0 - D_{15}$	1	0	0	Even and odd addresses in ROM
Byte transfer on $D_0 - D_7$	1	0	1	Only even address in ROM
Byte transfer on $D_8 - D_{15}$	1	1	0	Only odd address in ROM

Design an interface between 8086 CPU and two chips of  $16K \times 8$  EPROM and two chips of  $32K \times 8$  RAM. Select the starting address of EPROM suitably. The RAM address must start at 00000H.

[illegible]

### Problem 5.3


It is required to interface two chips of 32K  $\times$  8 ROM and four chips of 32K  $\times$  8 RAM with 8086, according to the following map.

ROM 1 and 2 F0000H - FFFFFH. RAM 1 and 2 D0000H - DFFFFH

RAM 3 and 4 E0000H - EFFFFH

Show the implementation of this memory system.

[illegible]



TRACE KTU