

Memory, Interrupt and DMA Maps

Revision 1.0.0-41569

July 5, 2015



CONTENTS

1 MEMORY MAP1-3

 1.1 OVERVIEW 1-3

 1.2 MEMORY BLOCK DIAGRAM 1-4

 1.3 MAP TABLES..... 1-4

2 INTERRUPT ASSIGNMENTS2-6

 2.1 OVERVIEW 2-6

3 DMA HANDSHAKE ASSIGNMENTS3-7

 3.1.1 Overview 3-7

 3.2 REVISIONS..... 3-8

LIST OF TABLES

TABLE 2.1 INTERRUPT MAP 2-6

TABLE 3.1 DMA HANDSHAKE MAPPING..... 3-7

TABLE 3.2 DOCUMENT REVISION HISTORY 3-8

LIST OF FIGURES

FIGURE 1.1: MEMORY BLOCK DIAGRAM..... 1-4

FIGURE 1.2: GLOBAL MEMORY MAP (ALLOCATED ADDRESS SPACE)..... 1-5

1 Memory Map

1.1 Overview

This section explains how the various modules in the system are addressed from the on-chip ARM processor. There are two memory maps, one in the case where Remap is active and one where it is inactive. The remap functionality is used during boot. The ARM processor assumes that the exception vectors are placed from address 0x00000000 after reset and therefore it is essential that the BOOT ROM is mapped to this address after reset.

In most applications it is necessary to be able to change exception vectors at runtime, and for that purpose the internal RAM can be mapped into the low address space. A reset will always force the BOOT ROM to be mapped to address 0x00000000. By writing a "1" to register 0xC0000008 in the Remap module, the low portion of the address space can be replaced with the internal RAM. A shadow of the internal RAM will always be present at address 0x70000000 enabling the application to write to it before the remapping is done.


The size of internal SRAM is 320KB (327680 bytes). While 256MB of address space is allocated to this segment, addressing areas outside of the 320KB memory will have unpredictable results.

Note, that in regular DICE applications the BOOT ROM will load the application or the secondary boot loader into internal RAM and perform the Remap so in normal circumstances the Remap module will not have to be used.

1.2 Memory Block Diagram

Figure 1.1 shows the memory block diagram in the TCD30xx. The vertical dark arrows indicate modules that can be masters on their respective memory buses. Memory transactions may occur simultaneously and independently on one or more buses. The Interconnect Matrix queues requests made by modules where there may be contentions. Peripherals which may be accessed from the DMA controller (i.e. for DMA-based device driver implementations) are indicated.

Figure 1.1: Memory Block Diagram



1.3 Map Tables

Figure 1.2 below shows the memory map of the TCD30xx. The MPMC memories segment (SDRAM) is present only on the TCD3070, otherwise the map is the same for all variants. The table shows the memory map from the CPU point-of-view, and a second column shows the map from the DMA controller point-of-view. The DMA controller does not have access to all memory segments, and the addressing is different for SDRAM access.

Figure 1.2: Global Memory Map (allocated address space)

		CPU	DMA
50 MHz APB Bus	0xF0000000-0xFFFFFFFF	Interrupt Controller	Interrupt Controller
	0xCF000000-0xCFFFFFFF	SPI 1	SPI 1
100 MHz AHB Bus	0xCE000000-0xCEFFFFFF	SPI 2	SPI 2
	0xCD000000-0xCDDFFFFF	I2C	I2C
	0xCC000000-0xCCFFFFFF	SPI 0	SPI 0
	0xCB000000-0xCBFFFFFF	GPIO 1	GPIO 1
	0xCA000000-0xCAFFFFFF	GPIO 0	GPIO 0
	0xC9000000-0xC9FFFFFF	SYS_CTL	SYS_CTL
	0xC8000000-0xC8FFFFFF	Remap/Pause	Remap/Pause
	0xC7000000-0xC7FFFFFF	PWM	PWM
	0xC6000000-0xC6FFFFFF	UART 1	UART 1
	0xC5000000-0xC5FFFFFF	UART 0	UART 0
	0xC4001000-0xC4001FFF	JET PLL	JET PLL
	0xC4000A00-0xC4000AFF	ADAT Tx	ADAT Tx
	0xC4000900-0xC40009FF	ADAT Rx	ADAT Rx
	0xC4000800-0xC40008FF	AES Tx	AES Tx
	0xC4000700-0xC40007FF	AES Rx	AES Rx
	0xC4000600-0xC40006FF	InS Tx	InS Tx
	0xC4000500-0xC40005FF	InS Rx	InS Rx
	0xC4000400-0xC40004FF	CPU Audio (AIO)	CPU Audio (AIO)
	0xC4000300-0xC40003FF	Float/Fixed-point conversion	Float/Fixed-point conversion
	0xC4000200-0xC40002FF	Mixer	Mixer
	0xC4000100-0xC40001FF	Clock Controller	Clock Controller
	0xC4000000-0xC40000FF	Router Control	Router Control
	0xC3000000-0xC3FFFFFF	Timer 1	Timer 1
	0xC2000000-0xC2FFFFFF	Timer 0	Timer 0
	0xC1000000-0xC1FFFFFF	Watchdog	Watchdog
	0xC0000000-0xC07FFFFF	ADC	ADC
	0xA0000000-0xAFFFFFFF	SDIO	SDIO
	0x90000000-0x9FFFFFFF	USB 2.0	
	0x80000000-0x8FFFFFFF	DMA Controller	
	0x70000000-0x70050000	Internal SRAM (Mirror)	Internal SRAM (Mirror)
	0x60005000-0x60005FFF	USB Audio	USB Audio
	0x60004000-0x60004FFF	AVB Talker	AVB Talker
	0x60003000-0x60003FFF	AVB Listener	AVB Listener
	0x60002000-0x60002FFF	1394 Audio (AVS) Tx	1394 Audio (AVS) Tx
	0x60001000-0x60001FFF	1394 Audio (AVS) Rx	1394 Audio (AVS) Rx
	0x60000000-0x60000FFF	1394 LLC	1394 LLC
	0x50009000-0x500091FF	CPU Audio (AIO) Buffer	CPU Audio (AIO) Buffer
	0x50008800-0x500087FF	Router Peak	Router Peak
	0x50008000-0x500087FF	Router Table	Router Table
	0x50000000-0x50000FFF	1394 LLC Buffers	1394 LLC Buffers
	0x40000000-0x4FFFFFFF	Ethernet	Ethernet
	0x31000000-0x38FFFFFF	MPMC Memories	MPMC Memories
	0x30000000-0x30FFFFFF	MPMC Registers	MPMC Registers
	0x20000000-0x2FFFFFFF	Boot ROM Mirror	Boot ROM Mirror
	0x00000000-0x0FFFFFFF	* Boot ROM / Internal SRAM	

0x36000000-0x3DFFFFFF

* Boot ROM when Remap is LOW.
Internal SRAM when Remap is HIGH.

2 Interrupt Assignments

2.1 Overview

The various interrupts provided by the system are connected to the interrupt controller as specified below. The interrupt controller (reference TBD) takes care of mapping the interrupts to either the IRQ or FIQ of the processor.

Table 2.1 Interrupt Map

Interrupt number	Description
0	UART 0
1	UART 1
2	COMM RX
3	COMM TX
4	TIMER 1
5	TIMER 2
6	TIMER 11
7	TIMER 12
8	Watchdog
9	GPIO
10	DMAC INT C
11	DMAC INT Err
12	ADC
13	I2C
14	USB
15	SDIO
16	SPI 2
17	SPI 1
18	SPI 0
19	-
20	-
21	PWM
22	AUSB Audio
23	AVS Audio
24	LLC
25	AVB Audio
26	Ethernet
27	Jet PLL
28	AIO

3 DMA Handshake Assignments

3.1.1 Overview

The DMA controller has 8 concurrent channels. Each channel can be programmed to exchange handshakes with a number of modules. The specifics of how the DMA interacts with the modules can be found in the description of the specific module and in the description of the DMA engine.

Table 3.1 DMA handshake mapping

DMA Request#	Component name	Flow Ctrl
0	I2C TX	
1	I2C RX	
2	SPIO Master TX	
3	SPIO Master RX	
4	SPI1 Master TX	
5	SPI1 Master RX	
6	SPI2 Slave TX	
7	SPI2 Slave RX	
* 8	ETH_FIFO_RX	✓
9	PWM_TX	
10	SDIO_RX/TX	
11	Reserved	
12	UART0 TX	
13	UART0 RX	
14	UART1 TX	
15	UART1 RX	

* See section 14 of the *DICE_III_User_Guide_DMA* document.

3.2 Revisions

Table 3.2 Document revision history

Date	Rev.	By	Change
May 6, 2015	0.9.0-41360	BK	Initial publication
June 2, 2015	1.0.0-41569	ML	Added flow-control column to DMA list