

DICE III User Guide

Revision 0.1

July 18, 2014



LIST OF TAB	LES	1-3
LIST OF FIGU	JRES	1-4
1 QUAD	TIMER	1-5
1.1 Ov	/ERVIEW	1-5
	PERATION	
	ODULE CONFIGURATION	
1.3.1	Load Register – HAL DICE3 TIMERn LOAD	
1.3.2	Current Value Register – HAL_DICE3_TIMERn_VALUE	
1.3.3	Timer Control Register – HAL_DICE3_TIMERn_CTRL	
1.3.4	Interrupt Clear Register – HAL_DICE3_TIMERn_INT_CLR	
1.3.5	Raw Interrupt Status Register – HAL_DICE3_TIMERn_RIS	
1.3.6	Interrupt Status Register – HAL_DICE3_TIMERn_MIS	
1.3.7	Background Load Register – HAL_DICE3_TIMERn_BGL	1-10
1.4 RE	VISIONS	1-11
LIST OF TAB	LES	2-3
LIST OF FIGU	JRES	2-4
	UPT CONTROLLER	
	/ERVIEW	
	OGRAMMER'S MODEL	
2.2.1 2.3 M	Simple interrupt flow	
2.3 IVII 2.3.1	IRQ Status Register – HAL_DICE3_INTCTRL_IRQSTAT	
2.3.1 2.3.2	FIQ Status Register – HAL_DICES_INTCTRL_FIQSTAT	
2.3.3	Raw Interrupt Status Register – HAL DICE3 INTCTRL RAWSTAT	
2.3.4	Interrupt Select Register – HAL_DICES_INTCTRL_FIQSEL	
2.3.5	Interrupt Enable Register – HAL_DICES_INTCTRL_ENABLE	
2.3.6	Interrupt Enable Clear Register – HAL_DICE3_INTCTRL_CLEAR	
2.3.7	Software Interrupt Register – HAL_DICE3_INTCTRL_SWSET	
2.3.8	Software Interrupt Clear Register – HAL_DICE3_INTCTRL_SWCLR	
2.3.9	Protection Enable Register – HAL_DICE3_INTCTRL_PROT	
2.3.10	Vector Address Register – HAL_DICE3_INTCTRL_VECT	
2.3.11	Default Vector Address Register – HAL_DICE3_INTCTRL_DEFVECT	
2.4 RE	VISIONS	
LIST OF TAB	LES	3-3
LIST OF FIGU	JRES	3-4
3 WATCH	IDOG UNIT	3-5
	/ERVIEW	
	ODULE CONFIGURATION	
3.2.1	Watchdog Load Register – HAL_ HAL_DICE3_WDG_LOAD	
3.2.2	Watchdog Value Register – HAL_DICE3_WDG_VALUE	
3.2.3	Watchdog Control Register – HAL_DICE3_ WDG _CTRL	
3.2.4	Watchdog Interrupt Clear Register – HAL_DICE3_WDG_INTCLR	
3.2.5	Watchdog Raw Interrupt Status Register – HAL_DICE3_WDG _RIS	
3.2.6	Watchdog Interrupt Status Register — HAL_DICE3_WDG_MIS	
3.2.7	Watchdog Lock Register – HAL_DICE3_ WDG_LOCK	
3.3 RE	VISIONS	
LIST OF TAB	LES	4-3
LIST OF FIGI	IRFS	Δ-Δ



4	REM	AP AND PAUSE CONTROLLER	4-5
	4.1	Overview	4-5
	4.2	Programmer's model	4-5
	4.3	Module Configuration	4-5
	4.3.1	Pause Register – HAL_DICE3_REMAP_PAUSE	4-5
	4.3.2	Remap Register – HAL_DICE3_REMAP_REMAP	4-5
	4.3.3		
	4.3.4		
	4.4	Revisions	4-7
LIS	T OF T	ABLES	5-3
LIS	T OF FI	GURES	5-4
5	GPIC		5-5
	5.1	Overview	5-5
	5.2	SIGNAL DESCRIPTION	5-5
	5.3	Module Configuration	5-7
	5.3.1	GPIO Data Register – HAL_DICE3_GPIO_DATA	5-7
	5.3.2		
	5.3.3		
	5.3.4	GPIO Interrupt Both Edges Register – HAL_DICE3_GPIO_IBE	5-9
	5.3.5	GPIO Interrupt Event Register – HAL_DICE3_GPIO_IEV	5-10
	5.3.6	GPIO Interrupt Mask Register – HAL_DICE3_GPIO_IE	5-10
	5.3.7	GPIO Raw Interrupt Status Register – HAL_DICE3_GPIO_RIS	5-11
	5.3.8	GPIO Masked Interrupt Status Register – HAL_DICE3_GPIO_MIS	5-11
	5.3.9	GPIO Interrupt Clear Register – HAL_DICE3_GPIO_IC	5-12
	5.3.1		
		Data Register access	
	5.5	Revisions	5-16
LIS	T OF T	ABLES	6-3
		GURES	
6	UAR	Г	6-5
	6.1	Overview	6-5
	6.1.1	UART Block Diagram	6-7
	6.1.2	Register block	6-7
	6.1.3	Baud rate generator	6-7
	6.1.4	Transmit FIFO	6-8
	6.1.5		
	6.1.6	5	
	6.1.7	5	
	6.1.8	, 3	
	6.1.9	,	
(6.2	Module Configuration	
	6.2.1	UART Data Register – HAL_DICE3_UART_DR	
	6.2.2		
	6.2.3		
	6.2.4	3 = = =	
	6.2.5		
	6.2.6		
	6.2.7		
	6.2.8	, , , , , , , , , , , , , , , , , , , ,	
	6.2.9	· = = =	
	6.2.1	, , , , , , , , , , , , , , , , , , , ,	
	6.2.1	1 UART Masked Interrupt Status Register – HAL_DICE3_UART_MIS	6-27



6.2.12	UART Interrupt Clear Register – HAL_DICE3_UART_ICR	
6.2.13	UART DMA Control Register – HAL_DICE3_UART_DMACR	
	VISIONS	
LIST OF TAB	.ES	7-3
LIST OF FIGU	IRES	7-4
7 SPI		7-5
7.1 Ov	ERVIEW	7-5
7.1.1	SPI Module Block Diagram	_
	DDULE CONFIGURATION	
7.2.1	Addressing	
7.2.2	SPI Control Register 0 – HAL_DICE3_SPI_CTRL0	
7.2.3	SPI Control Register 1 – HAL_DICE3_SPI_CTRL1	
7.2.4	SPI SSI Enable Register – HAL_DICE3_SPI_SSIENR	7-14
7.2.5	SPI Slave Enable Register – HAL_DICE3_SPI_SER	7-14
7.2.6	SPI Baud Rate Select – HAL_DICE3_SPI_BAUDR	7-15
7.2.7	SPI Transmit FIFO Threshold Level – HAL_DICE3_SPI_TXFTLR	7-16
7.2.8	SPI Receive FIFO Threshold Level – HAL_DICE3_SPI_RXFTLR	
7.2.9	SPI Transmit FIFO Level Register – HAL_DICE3_SPI_TXFLR	
7.2.10	SPI Receive FIFO Level Register – HAL_DICE3_SPI_RXFLR	
7.2.11	SPI Status Register – HAL_DICE3_SPI_SR	
7.2.12	SPI Interrupt Mask Register – HAL_DICE3_SPI_IMR	
7.2.13	SPI Interrupt Status Register – HAL_DICE3_SPI_ISR	
7.2.14	SPI Raw Interrupt Status Register — HAL_DICE3_SPI_RISR	
7.2.15	SPI TX FIFO Overflow Interrupt Clear – HAL_DICE3_SPI_TXOICR	
7.2.16	SPI RX FIFO Overerflow Interrupt Clear – HAL_DICE3_SPI_RXOICR	
7.2.17	SPI RX FIFO Underflow Interrupt Clear – HAL_DICE3_SPI_RXUICR	
7.2.18	SPI Multi-Master Interrupt Clear – HAL_DICE3_SPI_MSTICR	
7.2.19	SPI Interrupt Clear Register – HAL_DICE3_SPI_ICR SPI DMA Control Register – HAL_DICE3_SPI_DMACR	
7.2.20 7.2.21	SPI DMA Control Register – HAL_DICE3_SPI_DMACKSPI DMA Transmit Data Level – HAL_DICE3_SPI_DMATDLR	
7.2.21	SPI DMA Receive Data Level – HAL_DICE3_SPI_DMARDLR	
7.2.23	SPI Data Register – HAL_DICE3_SPI_DIVIANDEN	
7.2.24	SPI Rx Sample Delay Register – HAL_DICE3_SPI_RXDLY	
	VISIONS	
	ES	
	JRES	
	NLS.	
	ERVIEW	
8.1 Ov <i>8.1.1</i>	I2C Module Interface Diagram	
	DDULE CONFIGURATION	
8.2.1	Addressing	
8.2.2	Registers	
8.2.3	I2C Control Register – HAL_DICE3_I2C_CON	
8.2.4	I2C Target Address Register – HAL_DICE3_I2C_TAR	
8.2.5	I2C Slave Address Register – HAL_DICE3_I2C_SAR	
8.2.6	I2C Data Buffer and Command Register – HAL_DICE3_I2C_DATA_CMD	
8.2.7	I2C Standard Speed Clock SCL High Count Register – HAL_DICE3_I2C_SS_SCL_HCNT	
8.2.8	I2C Standard Speed Clock SCL Low Count Register – HAL_DICE3_I2C_SS_SCL_LCNT	8-20
8.2.9	I2C Fast Mode Clock SCL High Count Register – HAL_DICE3_I2C_FS_SCL_HCNT	8-21
8.2.10	I2C Fast Mode Clock SCL Low Count Register – HAL_DICE3_I2C_FS_SCL_LCNT	8-22
8.2.11	I2C Interrupt Status Register – HAL_DICE3_I2C_INTR_STAT	
8.2.12	I2C Interrupt Mask Register – HAL_DICE3_I2C_INTR_MASK	
8.2.13	I2C Raw Interrupt Status Register – HAL_DICE3_I2C_RAW_INTR_STAT	8-25



8.2.14	I2C Receive FIFO Threshold Register – HAL_DICE3_I2C_RX_TL	8-30
8.2.15	I2C Transmit FIFO Threshold Register – HAL_DICE3_I2C_TX_TL	8-30
8.2.16	I2C Clear Interrupts Register – HAL_DICE3_I2C_CLR_INTR	8-31
8.2.17	I2C Clear RX_UNDER Interrupt Register – HAL_DICE3_I2C_CLR_RX_UNDER	8-31
8.2.18	I2C Clear RX_OVER Interrupt Register – HAL_DICE3_I2C_CLR_RX_OVER	8-32
8.2.19	I2C Clear TX_OVER Interrupt Register – HAL_DICE3_I2C_CLR_TX_OVER	8-32
8.2.20	I2C Clear RD_REQ Interrupt Register – HAL_DICE3_I2C_CLR_RD_REQ	8-33
8.2.21	I2C Clear TX_ABRT Interrupt Register – HAL_DICE3_I2C_CLR_TX_ABRT	
8.2.22	I2C Clear RX_DONE Interrupt Register – HAL_DICE3_I2C_CLR_RX_DONE	8-34
8.2.23	I2C Clear ACTIVITY Interrupt Register – HAL_DICE3_I2C_CLR_ACTIVITY	8-34
8.2.24	I2C Clear STOP_DET Interrupt Register – HAL_DICE3_I2C_CLR_STOP_DET	8-35
8.2.25	I2C Clear START_DET Interrupt Register – HAL_DICE3_I2C_CLR_START_DET	8-35
8.2.26	I2C Clear GEN_CALL Interrupt Register – HAL_DICE3_I2C_CLR_GEN_CALL	8-35
8.2.27	I2C Enable Register – HAL_DICE3_I2C_ENABLE	8-36
8.2.28	I2C Status Register – HAL_DICE3_I2C_STATUS	8-37
8.2.29	I2C Transmit FIFO Level Register – HAL_DICE3_I2C_TXFLR	8-39
8.2.30	I2C Receive FIFO Level Register – HAL_DICE3_I2C_RXFLR	8-40
8.2.31	I2C SDA Hold Time Length Register – HAL_DICE3_I2C_SDA_HOLD	8-40
8.2.32	I2C Transmit Abort Source Register – HAL_DICE3_I2C_TX_ABRT_SOURCE	8-41
8.2.33	I2C Generate SLV_DATA_NACK Register – HAL_DICE3_I2C_SLV_DATA_NACK_ONLY.	8-45
8.2.34	I2C DMA Control Register – HAL_DICE3_I2C_DMA_CR	8-46
8.2.35	I2C DMA Transmit Data Level Register – HAL_DICE3_I2C_DMA_TDLR	8-47
8.2.36	I2C DMA Receive Data Level Register – HAL_DICE3_I2C_DMA_RDLR	8-47
8.2.37	I2C SDA Setup Register – HAL_DICE3_I2C_SDA_SETUP	
8.2.38	I2C ACK General Call Register – HAL_DICE3_I2C_ACK_GENERAL_CALL	8-49
8.2.39	I2C Enable Status Register – HAL_DICE3_I2C_ENABLE_STATUS	8-49
8.2.40	I2C ISS and FS Spike Suppression Limit Register – HAL_DICE3_I2C_FS_SPKLEN	8-52
8.2.41	I2C Clear RESTART_DET Interrupt Register – HAL_DICE3_I2C_CLR_RESTART_DET	8-52
8.2.42	I2C Component Parameter Register – HAL_DICE3_I2C_COMPONENT_PARAM_1	
8.3 RE	VISIONS	8-54
REVISIONS .	ERROR! BOOKMARK N	OT DEFINED.



LIST OF TABLES

Table 1.1 Timer base addresses	1-6
TABLE 1.2 TIMER REGISTER SUMMARY	1-6
Table 1.3 Timer Control Register bit assignments	1-8
TABLE 1.4 TIMER RAW INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	1-9
TABLE 1.5 TIMER INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	1-9
Table 1.6 Document revision history	1-11
Table 2.1 Interrupt Controller register summary	2-6
Table 2.2 IRQ Status Register bit assignments	2-7
Table 2.3 FIQ Status Register bit assignments	2-7
Table 2.4 Raw Interrupt Status Register bit assignments	2-8
Table 2.5 Interrupt Select Register bit assignments	2-8
Table 2.6 Interrupt Enable Register bit assignments	2-8
Table 2.7 Interrupt Enable Clear Register bit assignments	2-9
Table 2.8 Software Interrupt Register bit assignments	2-9
Table 2.9 Software Interrupt Clear Register bit assignments	2-10
Table 2.10 Protection Enable Register bit assignments	2-10
Table 2.11 Document revision history	2-12
Table 3.1 Watchdog unit register summary	
Table 3.2 Watchdog Control Register bit assignments	
TABLE 3.3 WATCHDOG RAW INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
TABLE 3.4 WATCHDOG INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
TABLE 3.5 WATCHDOG INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
Table 3.6 Document revision history	
Table 4.1 Remap and Pause register summary	
Table 4.2 Remap Register bit assignments	
Table 4.3 Reset Status Register bit assignments	
Table 4.4 Document revision history	
Table 5.1 GPIO Signal Description	
TABLE 5.2 GPIO BASE ADDRESSES	
Table 5.3 Timer register summary	
TABLE 5.4 GPIO DATA REGISTER BIT ASSIGNMENTS	
TABLE 5.5 GPIO DATA DIRECTION REGISTER BIT ASSIGNMENTS	
Table 5.6 GPIO Interrupt Sense Register bit assignments	
TABLE 5.7 GPIO INTERRUPT BOTH EDGES REGISTER BIT ASSIGNMENTS	
TABLE 5.8 GPIO INTERRUPT EVENT REGISTER BIT ASSIGNMENTS	
TABLE 5.9 GPIO INTERRUPT MASK REGISTER BIT ASSIGNMENTS	
TABLE 5.10 GPIO RAW INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
TABLE 5.11 GPIO MASKED INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
TABLE 5.12 GPIO INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 5.13 GPIO INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 5.14 DOCUMENT REVISION HISTORY	
TABLE 6.1 UART BASE ADDRESSES	
TABLE 6.2 UART REGISTER SUMMARY	
TABLE 6.3 UART DATA REGISTER BIT ASSIGNMENTS	
TABLE 6.4 UART RECEIVE STATUS REGISTER/ERROR CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 6.5 UART FLAG REGISTER BIT ASSIGNMENTS	
TABLE 6.6 UART INTEGER BAUD RATE REGISTER BIT ASSIGNMENTS	
TABLE 6.7 UART FRACTIONAL BAUD RATE REGISTER BIT ASSIGNMENTS TABLE 6.8 TYPICAL BAUD RATES AND INTEGER DIVISORS WHEN UART CLOCK IS 7.3728MHz	
TABLE 6.8 TYPICAL BAUD RATES AND INTEGER DIVISORS WHEN UART CLOCK IS 7.3728MHz	
TABLE 6.10 UART LINE CONTROL REGISTER BIT ASSIGNMENTS	
TABLE 6.12 UART CONTROL REGISTER BIT ASSIGNMENTS	
TABLE 6.13 UART CONTROL REGISTER BIT ASSIGNMENTS	
TABLE 0.13 OWN INTERROPT FIFO LEVEL SELECT REGISTER BIT ASSIGNIVIENTS	0-23



TABLE 6.14 UART MASK SET/CLEAR REGISTER BIT ASSIGNMENTS	6-24
TABLE 6.15 UART INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	6-26
TABLE 6.16 UART MASKED INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	6-27
TABLE 6.17 UART INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	6-28
TABLE 6.18 UART DMA CONTROL REGISTER BIT ASSIGNMENTS	6-29
Table 6.19 Document revision history	6-31
TABLE 7.1 SPI MODULE BASE ADDRESSES	7-7
TABLE 7.2 SPI MODULE REGISTER SUMMARY	7-7
TABLE 7.3 SPI CONTROL REGISTER 0 BIT ASSIGNMENTS	
TABLE 7.4 DFS DECODE.	
TABLE 7.5 SPI CONTROL REGISTER 1 BIT ASSIGNMENTS	
TABLE 7.6 SPI SSI ENABLE REGISTER BIT ASSIGNMENTS	
TABLE 7.7 SSI SLAVE ENABLE REGISTER BIT ASSIGNMENTS	
TABLE 7.8 SPI BAUD RATE SELECT REGISTER BIT ASSIGNMENTS	
TABLE 7.9 SPI TRANSMIT FIFO THRESHOLD LEVEL REGISTER BIT ASSIGNMENTS	
TABLE 7.10 TFT DECODE	
TABLE 7.11 SPI RECEIVE FIFO THRESHOLD LEVEL REGISTER BIT ASSIGNMENTS	
TABLE 7.12 RFT DECODE.	
TABLE 7.13 SPI TRANSMIT FIFO LEVEL REGISTER BIT ASSIGNMENTS	
TABLE 7.14 SPI RECEIVE FIFO LEVEL REGISTER BIT ASSIGNMENTS	
TABLE 7.15 SPI STATUS REGISTER BIT ASSIGNMENTS	
TABLE 7.16 SPI INTERRUPT MASK REGISTER BIT ASSIGNMENTS	
TABLE 7.17 SPI INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
TABLE 7.18 SPI RAW INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	
TABLE 7.19 SPI TX FIFO OVERFLOW INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 7.20 SPI RX FIFO OVERFLOW INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 7.22 SPI MULTI-MASTER INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 7.23 SPI INTERRUPT CLEAR REGISTER BIT ASSIGNMENTS	
TABLE 7.24 SPI DMA CONTROL REGISTER BIT ASSIGNMENTS	
TABLE 7.25 SPI TRANSMIT DATA LEVEL REGISTER BIT ASSIGNMENTS	
TABLE 7.26 DMATDL DECODE.	
TABLE 7.27 SPI DMA RECEIVE DATA LEVEL REGISTER BIT ASSIGNMENTS	
TABLE 7.28 DMARDL DECODE.	
TABLE 7.29 SPI DATA REGISTER BIT ASSIGNMENTS	
TABLE 7.30 SPI SAMPLE DELAY REGISTER BIT ASSIGNMENTS.	
Table 7.31 Document revision history	
TABLE 8.1 I2C MODULE REGISTER SUMMARY	
TABLE 8.2 I2C CONTROL REGISTER BIT ASSIGNMENTS	
TABLE 8.3 STATES FOR IC_SLAVE_DISABLE (BIT 6) AND MASTER_MODE (BIT 0)	
Table 8.4 I2C Target Address Register bit assignments	
TABLE 8.5 I2C SLAVE ADDRESS REGISTER BIT ASSIGNMENTS	
TABLE 8.6 I2C DATA BUFFER AND COMMAND REGISTER BIT ASSIGNMENTS	
TABLE 8.7 I2C STANDARD SPEED CLOCK SCL HIGH COUNT REGISTER BIT ASSIGNMENTS	8-19
TABLE 8.8 I2C STANDARD SPEED CLOCK SCL LOW COUNT REGISTER BIT ASSIGNMENTS	
TABLE 8.9 I2C FAST MODE CLOCK SCL HIGH COUNT REGISTER BIT ASSIGNMENTS	8-21
TABLE 8.10 I2C FAST MODE CLOCK SCL LOW COUNT REGISTER BIT ASSIGNMENTS	8-22
TABLE 8.11 I2C INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	8-23
TABLE 8.12 I2C INTERRUPT MASK REGISTER BIT ASSIGNMENTS	8-24
TABLE 8.13 I2C RAW INTERRUPT STATUS REGISTER BIT ASSIGNMENTS	8-25
TABLE 8.14 I2C RECEIVE FIFO THRESHOLD REGISTER BIT ASSIGNMENTS	8-30
TABLE 8.15 I2C TRANSMIT FIFO THRESHOLD REGISTER BIT ASSIGNMENTS	8-30
TABLE 8.16 I2C CLEAR INTERRUPTS REGISTER BIT ASSIGNMENTS	8-31
TABLE 8.17 I2C CLEAR RX_UNDER INTERRUPT REGISTER BIT ASSIGNMENTS	8-32
TABLE 8.18 I2C CLEAR RX_OVER INTERRUPT REGISTER BIT ASSIGNMENTS	8-32
TABLE 8.19 I2C CLEAR TX_OVER INTERRUPT REGISTER BIT ASSIGNMENTS	8-32
TABLE 8.20 I2C CLEAR RD REQ INTERRUPT REGISTER BIT ASSIGNMENTS	8-33



TABLE 8.21 I2C CLEAR TX_ABRT INTERRUPT REGISTER BIT ASSIGNMENTS	8-33
TABLE 8.22 I2C CLEAR RX_DONE INTERRUPT REGISTER BIT ASSIGNMENTS	8-34
TABLE 8.23 I2C CLEAR ACTIVITY INTERRUPT REGISTER BIT ASSIGNMENTS	8-34
TABLE 8.24 I2C CLEAR STOP_DET INTERRUPT REGISTER BIT ASSIGNMENTS	8-35
TABLE 8.25 I2C CLEAR START_DET INTERRUPT REGISTER BIT ASSIGNMENTS	8-35
TABLE 8.26 I2C CLEAR GEN_CALL INTERRUPT REGISTER BIT ASSIGNMENTS	8-35
Table 8.27 I2C Enable Register bit assignments	8-36
Table 8.28 I2C Status Register bit assignments	8-38
TABLE 8.29 I2C TRANSMIT FIFO LEVEL REGISTER BIT ASSIGNMENTS	8-39
Table 8.30 I2C Receive FIFO Level Register bit assignments	8-40
TABLE 8.31 I2C SDA HOLD TIME LENGTH REGISTER BIT ASSIGNMENTS	8-41
Table 8.32 I2C Transmit Abort Source Register bit assignments	8-42
TABLE 8.33 I2C GENERATE SLV_DATA_NACK REGISTER BIT ASSIGNMENTS	8-45
Table 8.34 I2C DMA Control Register bit assignments	8-46
Table 8.35 I2C DMA Transmit Data Level Register bit assignments	8-47
Table 8.36 I2C DMA Receive Data Level Register bit assignments	8-47
Table 8.37 I2C SDA Setup Register bit assignments	8-48
TABLE 8.38 I2C ACK GENERAL CALL REGISTER BIT ASSIGNMENTS	8-49
Table 8.39 I2C Enable Status Register bit assignments	8-50
TABLE 8.40 I2C ISS AND FS SPIKE SUPPRESSION LIMIT REGISTER BIT ASSIGNMENTS	8-52
TABLE 8.41 I2C CLEAR RESTART_DET INTERRUPT REGISTER BIT ASSIGNMENTS	8-53
TABLE 8.42 I2C COMPONENT PARAMETER REGISTER BIT ASSIGNMENTS	8-53
TABLE 8.43 DOCUMENT REVISION HISTORY	8-54
TABLE 1 REVISION HISTORY	FREORI BOOKMARK NOT DEFINED



FIGURE 1.1 FREE-RUNNING TIMER BLOCK	1-6
FIGURE 5.1 EXAMPLE, WRITE TO ADDRESS 0x098	
FIGURE 5.2 EXAMPLE, READ FROM ADDRESS 0x0C4	
FIGURE 6.1 UART BLOCK DIAGRAM	6-7
FIGURE 7.1 SPI MODULE BLOCK DIAGRAM	7-6
FIGURE 8 1 12C MODULE BLOCK DIAGRAM	8-7

