

# **Remap and Pause Controller**

Revision 0.9.0-41360

May 6, 2015





LIST O	F TABL	ES	10-3
LIST O	F FIGU	RES	10-4
10	REMA	P AND PAUSE CONTROLLER	10-5
10.1	. Ove	RVIEW	10-5
10.2	. Pro	GRAMMER'S MODEL	10-5
10.3	Мо	DULE CONFIGURATION	10-5
10	0.3.1	Pause Register – HAL_DICE3_REMAP_PAUSE	10-5
10	0.3.2	Remap Register – HAL_DICE3_REMAP_REMAP	10-5
10	0.3.3	Reset Status Register – HAL_DICE3_REMAP_RESET_STATUS	10-6
10	0.3.4	Reset Status Clear Register – HAL_DICE3_TIMER_RESET_STATUS_CLR	10-6
10.4	Dev	WEIGHTS.	10 -

# **List of Tables**

Table 10.1 Remap and Pause register summary	10-5
Table 10.2 Remap Register bit assignments	10-6
Table 10.3 Reset Status Register bit assignments	10-6
TARLE 10.4 DOCUMENT REVISION LUSTORY	10.7



TCD30XX User Guide 5/6/2015

# **List of Figures**

NO TABLE OF FIGURES ENTRIES FOUND.



TCD30XX User Guide 5/6/2015

# 10 Remap and Pause Controller

#### 10.1 Overview

The remap and pause controller provides control of the system boot behavior and lowpower wait for interrupt mode.

#### 10.2 Programmer's model

The base address of the remap and pause controller memory is not fixed and can be different for any particular system implementation. However, the offset of any particular register from the base address is fixed. Table 10.1 lists the remap and pause controller registers in base offset order.

#### 10.3 Module Configuration

Table 10.1 Remap and Pause register summary

Address	Register	Description
0xC8000000	HAL_DICE3_REMAP_PAUSE	Pause Register
0xC8000004	HAL_DICE3_REMAP_REMAP	Remap Register
0xC8000008	HAL_DICE3_REMAP_RESET_STATUS	Reset Status Register
0xC800000C	HAL_DICE3_TIMER_RESET_STATUS_CLR	<u>Reset Status Clear</u> <u>Register</u>

#### 10.3.1 Pause Register – HAL\_DICE3\_REMAP\_PAUSE

Address: 0xC8000000 HAL\_DICE3\_REMAP\_PAUSE

Any write to this location sets the pause output HIGH. The exact effect of writing to this location is not defined, but typically this prevents the processor from fetching further instructions until the receipt of an interrupt of a power-on reset.

#### 10.3.2 Remap Register - HAL\_DICE3\_REMAP\_REMAP

Address: 0xC8000004 HAL\_DICE3\_REMAP\_REMAP

Bit 0 of the HAL\_DICE3\_REMAP\_REMAP register drives the remap output. This is typically used to change the memory map from that required during boot-up to that for normal operation.



TCD30XX User Guide 5/6/2015



Table 10.2 Remap Register bit assignments

Name	Bit	Reset	Dir	Description
Reserved	31:1	0	N/A	Reserved
REMAP	0	0	RW	Set REMAP output.

## 10.3.3 Reset Status Register -HAL\_DICE3\_REMAP\_RESET\_STATUS

Address: 0xC8000008 HAL\_DICE3\_REMAP\_RESET\_STATUS

The HAL\_DICE3\_REMAP\_RESET\_STATUS register provides the reset status of the system. Only bit 0 is defined in this specification, and provides the **PRESETn** status:

- set HIGH at reset
- set LOW through the HAL\_DICE3\_TIMER\_RESET\_STATUS\_CLR register.



Table 10.3 Reset Status Register bit assignments

Name	Bit	Reset	Dir	Description
Reserved	31:1	0	N/A	Reserved
ResetStatus	0	PRESETn	R	Reset status of the system.

## 10.3.4 Reset Status Clear Register -HAL\_DICE3\_TIMER\_RESET\_STATUS\_CLR

Address: 0xC800000C HAL\_DICE3\_TIMER\_RESET\_STATUS\_CLR

The HAL\_DICE3\_TIMER\_RESET\_STATUS\_CLR Register location clears bits in the HAL\_DICE3\_REMAP\_RESET\_STATUS register.

5/6/2015 TCD30XX User Guide

### 10.4 Revisions

**Table 10.4 Document revision history** 

Date	Rev.	Ву	Change
May 6, 2015	0.9.0-41360	ВК	Initial publication