Quad 2-Channel Multiplexer with 3-State Outputs

The MC74VHC257 is an advanced high speed CMOS quad 2-channel multiplexer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

It consists of four 2-input digital multiplexers with common select (S) and enable (\overline{OE}) inputs. When (\overline{OE}) is held High, selection of data is inhibited and all the outputs go Low.

The select decoding determines whether the A or B inputs get routed to the corresponding Y outputs.

The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

- High Speed: $t_{PD} = 4.1 \text{ ns (Typ)}$ at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \mu A$ (Max) at $T_A = 25$ °C
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8 \text{ V (Max)}$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: FETs = 100; Equivalent Gates = 25




Figure 1. Pin Assignment



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS




SO-16 D SUFFIX CASE 751B






TSSOP-16 DT SUFFIX CASE 948F





EIAJ SO-16 M SUFFIX CASE 966



A = Assembly Location

L, WL = Wafer Lot Y = Year

W, WW = Work Week

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|-----------|-----------------------|
| MC74VHC257D | SO-16 | 48 Units/Rail |
| MC74VHC257DR2 | SO-16 | 2500 Tape & Reel |
| MC74VHC257DT | TSSOP-16 | 96 Units/Rail |
| MC74VHC257DTR2 | TSSOP-16 | 2500 Tape & Reel |
| MC74VHC257M | EIAJSO-16 | 50 Units/Rail |
| MC74VHC257MEL | EIAJSO-16 | 2000 Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 2. Expanded Logic Diagram




Figure 3. IEC Logic Symbol

FUNCTION TABLE

| Inp | Outputs | | |
|-----|---------|---------|--|
| ŌĒ | S | Y0 – Y3 | |
| Н | Х | Z | |
| L | L | A0-A3 | |
| L | Н | B0-B3 | |

A0 - A3, B0 - B3 = the levels of the respective Data–Word Inputs.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

MAXIMUM RATINGS

| Symbol | Pa | rameter | Value | Unit |
|----------------------|---|--|------------------------------|------|
| V _{CC} | Positive DC Supply Voltage | | -0.5 to +7.0 | V |
| V _{IN} | Digital Input Voltage | | -0.5 to +7.0 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} +0.5 | V |
| I _{IK} | Input Diode Current | | -20 | mA |
| l _{OK} | Output Diode Current | | ±20 | mA |
| l _{OUT} | DC Output Current, per Pin | | ±25 | mA |
| Icc | DC Supply Current, V _{CC} and GND Pins | | ±75 | mA |
| P _D | Power Dissipation in Still Air | SOIC Package TSSOP | 200 180 | mW |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3) | >2000 >200 >2000 | V |
| I _{LATCHUP} | Latchup Performance | Above V _{CC} and Below GND at 125°C (Note 4) | ±300 | mA |
| θ_{JA} | Thermal Resistance, Junction-to-Ambie | ent SOIC Package TSSOP | 143 164 | °C/W |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1 Tested to EIA/JESD22-A114-A
- 2 Tested to EIA/JESD22-A115-A
- 3 Tested to JESD22-C101-A
- 4 Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics | Min | Max | Unit | |
|---------------------------------|--|--|-----|-----------------|------|
| V _{CC} | DC Supply Voltage | | 2.0 | 5.5 | V |
| V _{IN} | DC Input Voltage | | 0 | 5.5 | V |
| V _{OUT} | DC Output Voltage | | 0 | V _{CC} | V |
| T _A | Operating Temperature Range, all Package Types | | -55 | 125 | °C |
| t _r , t _f | Input Rise or Fall Time | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ | 0 | 100 20 | ns/V |

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

| Junction Temperature °C | Time, Hours | Time, Years |
|----------------------------|-------------|-------------|
| 80 | 1,032,200 | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |




Figure 4. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS (Voltages Referenced to GND)

| | | | V _{CC} | 1 | T _A = 25°(| C | $T_A \le$ | 85°C | -55°C ≤ T _A ≤ 125°C | | |
|-----------------|--|--|-------------------|-------------------------|-----------------------|----------------------|-------------------------|-------------------------|--------------------------------|-------------------------|------|
| Symbol | Parameter | Condition | (V) | Min | Тур | Max | Min | Max | Min | Max | Unit |
| V _{IH} | Minimum High-Level | | 2.0 | 1.5 | | | 1.5 | 1.5 | 1.5 | | V |
| | Input Voltage | | 3.0 to 5.5 | V _{CCX} 0.7 | | | V _{CCX} 0.7 | V _{CCX} 0.7 | V _{CCX} 0.7 | | |
| V_{IL} | Maximum Low-Level | | 2.0 | | | 0.5 | | 0.5 | | 0.5 | V |
| | Input Voltage | | 3.0 to 5.5 | | | V _{CCX} 0.3 | | V _{CCX} 0.3 | | V _{CCX} 0.3 | |
| V _{OH} | Maximum High-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$ | 2.0 3.0 4.5 | 1.9 2.9 4.4 | 2.0 3.0 4.5 | | 1.9 2.9 4.4 | | 1.9 2.9 4.4 | | ٧ |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.8 | | 2.34 3.66 | | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$ | 2.0 3.0 4.5 | | 0.0 0.0 0.0 | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = 4 \text{ mA}$ $I_{OH} = 8 \text{ mA}$ | 3.0 4.5 | | | 0.36 0.36 | | 0.44 0.44 | | 0.52 0.52 | |
| I _{IN} | Input Leakage Current | V _{IN} = 5.5 V or GND | 0 to 5.5 | | | ±0.1 | | ±1.0 | | ±1.0 | μΑ |
| I _{OZ} | Maximum 3–State Leakage Current | $V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND | 5.5 | | | ±0.25 | | ±2.5 | | ±2.5 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per package) | $V_{IN} = V_{CC}$ or GND | 5.5 | | | 4.0 | | 40.0 | | 40.0 | μА |

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ns}$)


| | | | | T _A = 25°C | | T _A = ≤ 85°C | | -55°C ≤ T _A ≤ 125°C | | | |
|--|------------------------------|---|--------------------------------|-----------------------|------------|--------------------------------|------------|--------------------------------|------------|--------------|------|
| Symbol | Parameter | Test Condi | tions | Min | Тур | Max | Min | Max | Min | Max | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ | $C_L = 15 pF$ $C_L = 50 pF$ | | 5.8 8.3 | 9.3 12.8 | 1.0 1.0 | 11.0 14.5 | 1.0 1.0 | 11.0 14.5 | ns |
| | A or B to Y | $V_{CC} = 5.0 \pm 0.5 \text{ V}$ | $C_L = 15 pF$ $C_L = 50 pF$ | | 3.6 5.1 | 5.9 7.9 | 1.0 1.0 | 7.0 9.0 | 1.0 1.0 | 7.0 9.0 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ | $C_L = 15 pF$ $C_L = 50 pF$ | | 7.0 9.5 | 11.0 14.5 | 1.0 1.0 | 13.0 16.5 | 1.0 1.0 | 13.0 16.5 | ns |
| | S to Y | $V_{CC} = 5.0 \pm 0.5 \text{ V}$ | $C_L = 15 pF$ $C_L = 50 pF$ | | 4.0 5.5 | 6.8 8.8 | 1.0 1.0 | 8.0 10.0 | 1.0 1.0 | 8.0 10.0 | |
| t _{PZL} , t _{PZH} | Maximum Output Enable Time | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$ | $C_L = 15 pF$ $C_L = 50 pF$ | | 6.7 9.2 | 10.5 14.0 | 1.0 1.0 | 12.5 16.0 | 1.0 1.0 | 12.5 16.0 | ns |
| | OE to Y | $V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = 1 \text{ k}\Omega$ | | | 3.6 5.1 | 6.8 8.8 | 1.0 1.0 | 8.0 10.0 | 1.0 1.0 | 8.0 10.0 | |
| t _{PLZ} , t _{PHZ} | Maximum Output Disable Time | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$ | C _L = 50 pF | | 12.0 | 15.0 | 1.0 | 16.0 | 1.0 | 17.5 | ns |
| | OE to Y | $V_{CC} = 5.0 \pm 0.5 \text{ V}$ $R_L = 1 \text{ k}\Omega$ | C _L = 50 pF | | 5.7 | 13.0 | 1.0 | 14.0 | 1.0 | 15.0 | |
| C _{IN} | Maximum Input Capacitance | | | | 4 | 10 | | 10 | | 10 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0V | |
|----------|--|--|----|
| C_{PD} | Power Dissipation Capacitance (Note 5) | 20 | pF |

^{5.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}, C_L = 50 \text{ pF}, V_{CC} = 5.0 \text{ V})$

| | | T _A = 25°C | | |
|------------------|--|-----------------------|-------|------|
| Symbol | Characteristic | Тур | Max | Unit |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 0.3 | 0.8 | V |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | - 0.3 | - 0.8 | V |
| V _{IHD} | Minimum High Level Dynamic Input Voltage | | 3.5 | V |
| V_{ILD} | Maximum Low Level Dynamic Input Voltage | | 1.5 | V |








Figure 5. Switching Waveform

Figure 6. Switching Waveform



*Includes all probe and jig capacitance



*Includes all probe and jig capacitance

Figure 7. Test Circuit

Figure 8. Test Circuit





Figure 9. Input Equivalent Circuit

PACKAGE DIMENSIONS





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M. 1982.

- Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMILIM MATERIAL CONDITION. MAXIMUM MATERIAL CONDITION.

| | MILLIN | IETERS | INCHES | | |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 9.80 | 10.00 | 0.386 | 0.393 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| С | 1.35 | 1.75 | 0.054 | 0.068 | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | |
| F | 0.40 | 1.25 | 0.016 | 0.049 | |
| G | 1.27 | BSC | 0.050 BSC | | |
| J | 0.19 | 0.25 | 0.008 | 0.009 | |
| K | 0.10 | 0.25 | 0.004 | 0.009 | |
| M | 0° | 7° | 0° | 7° | |
| P | 5.80 | 6.20 | 0.229 | 0.244 | |
| R | 0.25 | 0.50 | 0.010 | 0.019 | |

TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE O**



(0.006) PER SIDE.

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
 - DIMENSIONING AND TOLERANGING FET AND Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.


 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCECT OF THE NUMBER SHALL BE 1.08 (0.003) TOTAL IN EXCECT STUE NUMBERSION.
- EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INCHES | | |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 | | 0.252 BSC | | |
| M | 0° | 8° | 0° | 8° | |

SOIC EIAJ-16 M SUFFIX CASE 966-01 ISSUE O



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| | MILLIN | IETERS | INC | HES | |
|----------------|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | | 2.05 | | 0.081 | |
| A ₁ | 0.05 | 0.20 | 0.002 | 0.008 | |
| b | 0.35 | 0.50 | 0.014 | 0.020 | |
| С | 0.18 | 0.27 | 0.007 | 0.011 | |
| D | 9.90 | 10.50 | 0.390 | 0.413 | |
| E | 5.10 | 5.45 | 0.201 | 0.215 | |
| е | 1.27 | BSC | 0.050 BSC | | |
| HE | 7.40 | 8.20 | 0.291 | 0.323 | |
| L | 0.50 | 0.85 | 0.020 | 0.033 | |
| LE | 1.10 | 1.50 | 0.043 | 0.059 | |
| M | 0 ° | 10 ° | 0 ° | 10° | |
| Q ₁ | 0.70 | 0.90 | 0.028 | 0.035 | |
| Z | | 0.78 | | 0.031 | |

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.