

# Homework 3

## COMPUTER ORGANIZATION – VERILOG FPGA

171044095 – Djuro Radusinovic

December 2021


In this homework we were supposed to make an ALU in verilog. In order to achieve that I used an extended 1-bit ALU from the slides. This way I covered most of the functionality needed.

Also I used a 8x1 multiplexer in order to choose the operation that will be performed.

In order to perform SLT for the MSB alu I XOR'ed MSB of the substitution with the overflow ( xor'ing previous two carry outs ).

After this I had all the operations I needed. After the operation was done I just used a multiplexer in order to choose between ALU's result and SLT's extended result ( because SLT would use ALU for subtraction and that wouldn't be result of slt ).




Layout of my ALU:



This is for the most significant bit. The normal 1-bit ALU is the same just without overflow and slt detection, two xors we can see here.

Also in order to figure out if  $b$  will be complemented I used:  $A_2'A_1A_0' + A_2A_1'A_0'$  which is for slt and sub. This was also used for first carry in of the ALU I built.

Here are the tests:



Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	000000100000000000000000000000001101
+ /alu_32bit_testbenc...	000000100000000000000000000000001100
+ /alu_32bit_testbenc...	110
+ /alu_32bit_testbenc...	000000100000000000000000000000001100

AND result

Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	000000100000000000000000000000001101
+ /alu_32bit_testbenc...	000000100000000000000000000000001100
+ /alu_32bit_testbenc...	111
+ /alu_32bit_testbenc...	000000100000000000000000000000001101

OR result

Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	000000100000000000000000000000001101
+ /alu_32bit_testbenc...	000000100000000000000000000000001100
+ /alu_32bit_testbenc...	001
+ /alu_32bit_testbenc...	000000000000000000000000000000000001

XOR result

Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	000000100000000000000000000000001101
+ /alu_32bit_testbenc...	000000100000000000000000000000001100
+ /alu_32bit_testbenc...	101
+ /alu_32bit_testbenc...	11111101111111111111111111111111110010

NOR result

Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	33554445
+ /alu_32bit_testbenc...	33554444
+ /alu_32bit_testbenc...	100
+ /alu_32bit_testbenc...	0

SLT result

Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	-2147483635
+ /alu_32bit_testbenc...	-2147483633
+ /alu_32bit_testbenc...	010
+ /alu_32bit_testbenc...	-2


SUB result

Wave - Default	
	Msgs
+ /alu_32bit_testbenc...	13
+ /alu_32bit_testbenc...	7
+ /alu_32bit_testbenc...	010
+ /alu_32bit_testbenc...	6

SUB result 2

## PART 2 – MULTIPLIER

For this I used the following datapath:




Here, there are many signals fed by Control unit. Signals coming from the control unit are:

- Shift\_load ( 64bit product buffer is always being fed and on each clock is being changed by either its shifted value, if shift\_load is 0 the product buffer will be shifted on positive clock edge, otherwise it will take the addition value.
- Lsb\_select ( this signal is used to select least significant bit of the product buffer before it was shifted, it is stored in LSB register and its value is taken in the third state. This Lsb\_select has an AND gate formed with value of lsb's register ). This way value is added only in a stage when lsb can be selected which we will see in the finite state machine I designed. Otherwise it will perform addition with 0 which doesn't change the value of our product buffer which is desired behaviour.
- L\_lsb ( this signal is used to tell the ALU when to load the least significant bit into LSB register. This will always be performed one clock before the product buffer is updated/shifted. )
- Init ( This signal is used for resetting the circuit. Even though I didn't draw it here there is an l\_count register which stores number of iterations which are 32 to be exact here. When this counter reaches 0 its signal is sent to the FSM and FSM then sets init to 1 in the next clock's positive edge. This way reset can be performed.
- Finished\_cycle – this signal is not shown here but this signal is used in order to decrease our l\_count register/counter. One cycle doesn't take one clock of course. In order to work, counter is updated each time before shift is performed. This way we can keep

track of the number of shifts/additions that have been performed and reset them in appropriate time.


Datapath's test:



We can see here that for inputs 3 and 2, 6 is our result. Later on when I assembled everything I used larger numbers for testing.

For this datapath I implemented the following FSM.

Here is my FSM diagram:



Here is my FSM table:



i-count	State $S_2 S_1 S_0$	Outputs					
		Next $N_2 N_1 N_0$	lsb-set	shift-load	l-lsb	fin cycle	
X	$S_0$ 000	001	1	0	0	0	
X	$S_1$ 001	010	0	0	1	1	
X	$S_2$ 010	011	0	0	0	0	
0 1	$S_3$ 011	000	0	1	1	0	

Here are the boolean equations I extracted from the table:

$$N_1 = S_1' S_0 + S_1 S_0'$$

$$S_1 \oplus S_0$$

$$N_0 = S_1' S_0' + S_1 S_0' + S_1 S_0 \cdot \text{load}'$$

$$\text{init} = S_0$$


$$\text{lsb-set} = S_3$$

$$\text{shift-load} = S_0 + S_1 + S_3$$





$$l\text{-lsb} = S_1$$



$$\text{finish-cycle} = S_1$$

Also in order to keep track of our counter I implemented a simple circuit that checks if its value is zero. Since 32 needs 6bits I used only 6 bits in order to implement it. It is just a bunch of OR gates and I use an INVERTER to get the result after that which will tell if the I\_count is equal to zero or not. This is an output of datapath used in FSM.




Here are the results of the Control unit that I wrote:






I built a shifter in order for this to work and connected it to the product buffer which is constantly being updated. This Product buffer is in a for a SHIFT REGISTER being able to either store its previous value or shift itself to the right.








Now here are the results of the MULTIPLIER circuit:



After finishing my multiplier I made another ALU. This ALU combines previously mentioned ALU with the newly built multiplier. In order to achieve that functionality I used a 32bit multiplexer.

Here are the tests of ALU with 32bit Multiplier:





#### NOTE:

I wasn't able to access transcript and see Monitor's values though I checked everything from the wave form in order to make sure everything works properly and didn't find any need to redo it using Transcript which for some reason doesn't appear on my laptop.

There are some additional circuits as part of the project even though I didn't use them. Example is: or\_32bit, and\_32bit. In the beginning I thought it was better to do it like that but later on changed my mind and decided to make an ALU design since it uses less gates and has more functionality in itself alone. Also all the tests are performed for the additional circuits I used and of course you can check them using testbench.v documents I uploaded with this assignment.