
CSE331 – COMPUTER ORGANIZATION Homework 4

MIPS processor in structural Verilog 171044095 – Djuro Radusinovic

Homework was to implement Mini MIPS processor that will be able to execute some of the functionality normal MIPS is able to.

In order to make the OUR ALU-32bit, I just used the 32 bit ALU that I wrote in the last homework. Here are the Inputs and actions of this ALU



Note that this ALU-OP is actually ALU_CTR as I will later explain

For the ALU's Control Unit it is supposed to choose which desired action is to be performed according to FUNCT and ALU_OP input. The table I have writte for it is the following:

Instituct	ion Operation	Func.	AU .P	Desired ALL Action	Mu etr
AND	R typ	0 0 0	000	Ano	000
044	P tops	001	000	de A	0 6 0
SVS	k tabi	0 1100	000	SUB	0 1.0
XOF	8 60	0 1 1	000	7 OF	0 0
Mos	× 466	1 0 0	600	Noe	(1) O (1)
OK	P top	1 0 1	000	01	(D) (D) (D)
1 00 A	I lip	X X X	011	QQ A	000
1 and	I	XXX	00 F	AND	D (F) O
021	Ī	XXX	101	06	0 0 O
NOE /	I	* * 1	110	Non	(t) o'(t)
SE G	3	x x 4	010	508	0(1) 0
BME)	XXX	010	SUB	0 1) 0
SLTI	I	XXX	DII	264	(1) 0 o
FM	Î	* * *	0/0 1	ADD	000
SW	I	XXX	001	400	000


Here the instructions are divided into 3 different categories: I-type, J-type and R-type instructions.

In the table we can see desired actions depending on the instruction that is to be executed.


R-type instructions depend on the func 3-bit input and other will depend on the ALU-OP passed from the Main Control unit.

Main point of the ALU control unit is to produce ALU_CTR output which will control the instruction that is to be executed in the ALU. For example for SW and LW perform addition and BEQ and BNE will perform subtraction. Other instruction are more direct and for example SLTI executes subtraction and ADDI executes addition and similar.

Combinational logic circuit written using boolean algebraic equations is as follows:



I implemented this component in verilog and tested it using the Altera's Modelsim. Here is the output of these signals in Modelsim.




For the Main Control Unit I designed the following circuit:

Oprode histor.	O Dec	1	MANTOREY	Jes Wr	1 Mon Rd	/ Mem Wr	Branch	10-	ALUOP1	AL40po #
0000 R-+400	00	424500	0	D	0	0	0	0	0	0
	al.			ſ						
1006 lw	0	1	1	76	0	0	0	0	0	
1001 SW	×		*	10	0	0	1	0	1	0
0101 beglome	X	0	X		10	0	10	0	•	4
1004 1006	0		6		- 0	6	0	1	0	0
dup A ND (70 -	-4	1-6. 100	-	+ 0	0	0	1	0	1
0011 011	0		01111	1	A	0	0		1	0
0100 NOR 1	0	1 -	90, 60		0	0	0	1	1	1
OIN PLT 1	0		0		- 0	-				


Here I strictly followed the datapath that we were working on during our lectures.

Boolean mathematical equations for the signals I in this table are as follows:




There are parts that I had to make for in order to implement the datapath from our slides.


This was also of course implemented in verilog and tested in modelsim. Here is its test. It works and corresponds to the table above.



As you can see when producing a BRANCH signal, it does same for both Beq and Bne. In order to later on recognize which one will it be I decided to use a small cominational circuit within My MiniMIPS verilog file. For bne it branches if substraction of two registers is not zero and for beq if it is zero. The select bit for the Multiplexer that chooses if the Program couter will branch or not is the following:




Also I implemented another separate Unit which is Instruction splitter. What it does is it takes the instruction and decodes it. It separates and returns rt, rs, rd, immed and func fields. Here is the test of this unit. In order to implemented I just used basic gates like and similar. This is just a big bus.




Another thing I needed was SignImmedExtented from the datapath. What it does is just extends its sign in order to make a 32-bit out of 6-bits gives as our IMMED value. Here are the tests:




I also implemented a 5x1 mux and and here are the results for it



I also implemented a block unit for memory and tested it. I have an address I access and mem write and mem read bits in here.




Also I implemented register data block where our register values are stored.




It can read 2 values at a time. It can write one value at a time. This is used to access or alter registers like Rs, Rt and Rd in Mips.

Also, I implemented a Program Counter which is being updated after each cycle. It test looks like this.



We can see how on branch the value changes.

Also for the Program Counter I implemented a left shifted in order to get the value of the address multiplied by 4. Note that since we here PC is being incremented by 1 and not by 4 in each cycle since we are working with arrays I didn't use this shift left unit. Nevertheless, here is its test.



For the other units you can see tests of my previous homework because I was using the same codes for things like adder, multiplexer, xor and similar.

Now for the MiniMIPS unit I implemented the datapath that was in the slides. The only deviation from it is the branch cominational gate structure I mentioned before.

In order to test this MIPS processor since In the draft we were given instruction as an input and result as an output I was strictly following that in order not to break the rules. Also, each instruction I have in my MIPS processor works correctly and each instruction is tested twice, meaning 30 instructions that were tested in total.

Also, there is register_output and data_output so that we can see the changes here.

Instructions executed and their tests:

Registers at the beginning:

instruction: b0000_010_100_001_001

add \$1, \$2, \$4

0000000000000000000000000000011

0000000000000000000000000001111

00000000000000000000000000000000101

0000000000000000000000000001110


0000000000000000000000000000111



Result value corresponds to the value of addition of the two registers given

b0000011001101001

add \$5, \$1, \$3




Result value corresponds to the value of addition of the two registers given

b0000110111101010

sub \$5, \$7, \$6

----> contents here changed to 111 ---> 7 (14-7)



Result value corresponds to the value of addition of the two registers given

b0000101101101010

sub \$5, \$5, \$5

00000000000000000000000000010111

0000000000000000000000000000011

0000000000000000000000000001111

0000000000000000000000000000000001110

0000000000000000000000000000111



Here we are also able to that by following the convention the register value's are updated on the negative edge when R-type is being run since RegWrite singal is ON!

b0000111110101000

and \$5, \$7, \$6


00000000000000000000000000010111

00000000000000000000000000001000

0000000000000000000000000000011

0000000000000000000000000001111

0000000000000000000000000001110



b0000010100100000

and \$4, \$2, \$4

00000000000000000000000000010111


0000000000000000000000000000011

000000000000000000000000001111 ----> contents here changed to 1000 ---> 8

0000000000000000000000000000110

0000000000000000000000000001110

0000000000000000000000000000111



b0000011100100011


xor \$4, \$3, \$4

00000000000000000000000000010111

0000000000000000000000000000011


0000000000000000000000000000110

0000000000000000000000000001110



b0000_111_100_010_011

xor \$2, \$7, \$4




b0000_001_010_110_100 nor \$6, \$1, \$2

0000000000000000000000000000110



b0000_110_100_011_100 nor \$3, \$6, \$4

000000000000000000000000000011 ---> contents of this register should change to 10100




b0000_001_010_101_101 or \$5, \$1, \$2

---> contents of this register should change to 11111



b0000_110_101_111_101 or \$7, \$6, \$5



b0001_010_111_011_111 addi \$7, \$2, 011111


1100+11111

----> contents of this register should change to 101011



b0001_111_110_000_101 addi \$6, \$7, 000101

111111111111111111111111111100000 ----> contents of this register should change to 110000



b0010_100_110_001_010 andi \$6, \$4, 1010

00000000000000000000000000010111

0000000000000000000000000001100

00000000000000000000000000000111

0000000000000000000000000011111

0000000000000000000000000110000 ----> contents of this register should change to 1010

00000000000000000000000000101011




b0010_001_001_000_001 andi \$1, \$2, 0001

----> contents of this register should change to 000001

0000000000000000000000000011111

00000000000000000000000000101011



b0011_100_110_001_111 ori \$6, \$4, 1111


00000000000000000000000000001100

00000000000000000000000000001011

0000000000000000000000000011111


00000000000000000000000000001010 ----> contents of this register should change to 1111

00000000000000000000000000101011



b0011_001_001_000_001 ori \$1, \$1, 0001

----> contents of this register should stay 0001 since



b0100_100_110_001_111 nori \$6, \$4, 1111

00000000000000000000000000010100



b0100_001_001_000_001 nori \$1, \$1, 0001

00000000000000000000000000001100


00000000000000000000000000001011

0000000000000000000000000011111

111111111111111111111111111110000


00000000000000000000000000000010111

----> contents of this register should change to



b0111_100_110_011_111 slti \$6, \$4, 11111

000000000000000000000000000101011



b0111_001_001_000_000

slti \$1, \$1, 0000


00000000000000000000000000001100

000000000000000000000000000001011

0000000000000000000000000011111

000000000000000000000000000000000001


00000000000000000000000000101011



b1001_000_011_000_000

sw \$3, 0(\$0) ----> should put 10100 in 00000 memory address location

Stays the same - regs



Here we can only see that address of for the data to be altered is correctly calculated.

Data changes as predicted! - (will be shown a bit later)

b1001_000_111_000_011


sw \$7, 3(\$0) ----> should put 101011 in 3rd memory address location

00000000000000000000000000010100



Same as previously, address for the data is calculated correctly.

```
| / / IIICIIIOI y uata ille (uo iiot cult tiic ii
// instance=/MiniMIPS testbench/minimi
// format=bin addressradix=h dataradix
0000000000000000000000000000101011
000000000000000000000000000000111
0000000000000000000000000000001011
000000000000000000000000000001100
0000000000000000000000000000001101
0000000000000000000000000000001110
0000000000000000000000000000001111
Data correctly altered
```




We can see that data in here to be read from the memory is 10100 meaning the SW we preformed previously worked.

b1000_110_001_000_010

lw \$1, 2(\$6) ----> should put 0 in \$1

Stored data correctly read!



We can see that data in here to be read from the memory is 101011 meaning the SW we preformed previously worked.

b0101 111 001 000 011


beq \$7, \$1, 010 ----> should get the result of 010 + PC at this point ---> subtraction should give 0!

NOTHING CHANGES

0000000000000000000000000010111

00000000000000000000000000010100

00000000000000000000000000101011



Here result is of course 0, meaning proper subtraction was performed and we can deduce from the program counter test that this indeed works fine. Please note that I wanted to show PC as output but didn't do it since I didn't want to in any way deviate from the draft provided!

beq \$7, \$2, 010

#`DELAY

instruction = 16'b0101_111_010_000_011;


These 2 register contain different values and we can see that value returned is not 0 of course meaning all the correct singals were provided.

IN REGISTER DATA NOTHING CHANGES

For bne we perform that same and see similar results

```
//bne $7, $1, 010
instruction = 16'b0110_111_001_000_011;
```

```
//bne $7, $2, 010
instruction = 16'b0110_111_010_000_011;
#`DELAY
```



Final note:

In this homework each requirement is implemented and tested.

Please be free to contact me if there are any ambiguities or if it would be easier for you to do a demo of this project.

I was following the draft for everything here and didn't change it a bit except of couple of mistakes that were present in it like changing reg [7:0] register [31:0] to [31:0] register [7:0] and similar

Thank you for your attention.