

# CSE331 – COMPUTER ORGANIZATION

## Homework 4

### MIPS processor in structural Verilog

171044095 – Djuro Radusinovic

Homework was to implement Mini MIPS processor that will be able to execute some of the functionality normal MIPS is able to.

In order to make the OUR ALU-32bit, I just used the 32 bit ALU that I wrote in the last homework. Here are the Inputs and actions of this ALU

ALU actions	ALU op
✓ ADD	000
✓ XOR	001
✓ SUB	010
✓ SLT	100
✓ NOR	101
✓ AND	110
✓ OR	111

Note that this ALU-OP is actually ALU\_CTR as I will later explain

For the ALU's Control Unit it is supposed to choose which desired action is to be performed according to FUNCT and ALU\_OP input. The table I have write for it is the following:

Instruction Operation	Func.	ALU-OP	Desired ALU Action	ALU ctr
AND R type	0 0 0	0 0 0	AND	1 1 0
ADD R type	0 0 1	0 0 0	ADD	0 0 0
SUB R type	0 1 0	0 0 0	SUB	0 1 0
XOR R type	0 1 1	0 0 0	XOR	0 0 1
NOR R type	1 0 0	0 0 0	NOR	1 0 1
OR R type	1 0 1	0 0 0	OR	1 1 1
ADDI I type	X X X	0 1 1	ADD	0 0 0
ANDI I	X X X	1 0 0	AND	1 1 0
ORI I	X X X	1 0 1	OR	1 1 1
NORI I	X X X	1 1 0	NOR	1 0 1
BEQ J	X X X	0 1 0	SUB	0 1 0
BNE J	X X X	0 1 0	SUB	0 1 0
SLTI I	X X X	1 1 1	SUB	1 0 0
LW I	X X X	0 0 1	ADD	0 0 0
SW I	X X X	0 0 1	ADD	0 0 0

Here the instructions are divided into 3 different categories: I-type, J-type and R-type instructions.

In the table we can see desired actions depending on the instruction that is to be executed.

R-type instructions depend on the func 3-bit input and other will depend on the ALU-OP passed from the Main Control unit.

Main point of the ALU control unit is to produce ALU\_CTR output which will control the instruction that is to be executed in the ALU. For example for SW and LW perform addition and BEQ and BNE will perform subtraction. Other instruction are more direct and for example SLTI executes subtraction and ADDI executes addition and similar.

Combinational logic circuit written using boolean algebraic equations is as follows:

$$\begin{aligned}
 \text{ALU}_{ctrl-2} &= F_2' F_1' F_0' + F_2' F_1' F_0 + F_2 F_1' F_0 + A_2 O_p2 \\
 \text{ALU}_{ctrl-1} &= F_2' F_1' F_0' + F_2' F_1' F_0 + F_2 F_1' F_0 + A_2 A_1' A_0' + A_2 A_1 A_0' \\
 \text{ALU}_{ctrl-0} &= F_2 + F_1 F_0 + A_2 A_1' A_0 + A_2 A_1 A_0'
 \end{aligned}$$

I implemented this component in verilog and tested it using the Altera's Modelsim. Here is the output of these signals in Modelsim.

	Msgs	
+ /alu_control_unit_t...	000	000 001 010 011 100 101 000
+ /alu_control_unit_t...	001	000 011 100 101 110 010 111 001
+ /alu_control_unit_t...	000	110 000 010 001 101 111 000 110 111 101 010 100 000

For the Main Control Unit I designed the following circuit:

OpCode	Instr.	Reg. Des	ALUSrc	MemToReg	RegWr	MemRd	MemWr	Branch	ALUOp1	ALUOp0
0000	R-type	1	0	0	1	0	0	0	0	0
1000	LW	0	1	1	1	1	0	0	0	1
1001	SW	X	1	X	X	0	1	0	0	1
0101	Beg/Brne	X	0	X	X	0	0	1	0	1
0110	Beg/Brne	X	0	X	X	0	0	0	0	1
0001	ADDI	0	1	0	1	0	0	0	1	0
0010	ADDI	0	1	0	1	0	0	0	1	1
0011	ORI	0	1	0	1	0	0	0	1	0
0100	NORI	0	1	0	1	0	0	0	1	1
0111	SLTI	0	1	0	1	0	0	0	1	1

Here I strictly followed the datapath that we were working on during our lectures.

Boolean mathematical equations for the signals I in this table are as follows:


$$\begin{aligned}
 \text{Reg. Des} &= R\text{-type} \\
 \text{ALUSrc} &= (R\text{-type} + \text{Beg} + \text{BNE}) \\
 \text{MemToReg} &= \text{LW} \\
 \text{RegWr} &= (\text{SW} + \text{Beg} + \text{BNE}) \\
 \text{MemRd} &= \text{LW} \\
 \text{MemWr} &= \text{SW} \\
 \text{Branch} &= \text{Beg} + \text{BNE} \\
 \text{ALUOp}_2 &= \text{ADDI} + \text{ORI} + \text{NORI} + \text{SLTI} \\
 \text{ALUOp}_1 &= \text{Beg} + \text{BNE} + \text{ADDI} + \text{NORI} + \text{SLTI} \\
 \text{ALUOp}_0 &= \text{LW} + \text{SW} + \text{ADDI} + \text{ORI} + \text{SLTI}
 \end{aligned}$$

There are parts that I had to make for in order to implement the datapath from our slides.


This was also of course implemented in verilog and tested in modelsim. Here is its test. It works and corresponds to the table above.




Another thing I needed was SignImmedExtended from the datapath. What it does is just extends its sign in order to make a 32-bit out of 6-bits gives as our IMMED value. Here are the tests:




I also implemented a 5x1 mux and here are the results for it



I also implemented a block unit for memory and tested it. I have an address I access and mem write and mem read bits in here.



Also I implemented register data block where our register values are stored.



It can read 2 values at a time. It can write one value at a time. This is used to access or alter registers like Rs, Rt and Rd in Mips.



```
instruction: b0000_010_100_001_001
add $1, $2, $4
```

Name	Value	Kind	Mode
instruction	01101...Pack...	Internal	
clk	0	Regis...Internal	
result	00000...Net	Internal	

```
b0000011001101001
add $5, $1, $3
```



00000000000000000000000000000000

000000000000000000000000000010111

00000000000000000000000000001000

00000000000000000000000000000011

000000000000000000000000000001111

0000000000000000000000000000101 ----> contents here changed to 11010 --->  $10111 + 00011$

000000000000000000000000000001110

00000000000000000000000000000111

Name	Value	Kind	Mode
instruction	01101... Pack...	Internal	
clk	0	Regis...Internal	
result	00000... Net	Internal	

Msgs					
/MiniMIPS_testbenc...	0000011001101001	0000011001101001			
/MiniMIPS_testbenc...	1				
/MiniMIPS_testbenc...	00000000000000...	000000000000000000000000000011010			

Result value corresponds to the value of addition of the two registers given

b0000110111101010

sub \$5, \$7, \$6

00000000000000000000000000000000

000000000000000000000000000010111

00000000000000000000000000001000

00000000000000000000000000000011

000000000000000000000000000001111

000000000000000000000000000011010 ----> contents here changed to 111 ---->  $7 (14 - 7)$

000000000000000000000000000001110

00000000000000000000000000000111

Msgs					
/MiniMIPS_testbenc...	0000011001101001	0000110111101010			
/MiniMIPS_testbenc...	1				
/MiniMIPS_testbenc...	00000000000000...	0000000000000000000000000000111			

Result value corresponds to the value of addition of the two registers given

b0000101101101010

sub \$5, \$5, \$5

00000000000000000000000000000000

0000000000000000000000000000010111

000000000000000000000000000001000


000000000000000000000000000000011

000000000000000000000000000001111

00000000000000000000000000000000 ----> contents here changed to 0

000000000000000000000000000001110

00000000000000000000000000000111



Here we are also able to that by following the convention the register value's are updated on the negative edge when R-type is being run since RegWrite singal is ON!

b0000111110101000

and \$5, \$7, \$6

00000000000000000000000000000000

0000000000000000000000000000010111

000000000000000000000000000001000


000000000000000000000000000000011

000000000000000000000000000001111

00000000000000000000000000000000 ----> contents here changed to 1110 & 0111 = 110 ----> 6

000000000000000000000000000001110

00000000000000000000000000000111



b0000010100100000

and \$4, \$2, \$4

00000000000000000000000000000000

000000000000000000000000000010111

00000000000000000000000000001000


00000000000000000000000000000011

000000000000000000000000001111 ----> contents here changed to 1000 ---> 8

00000000000000000000000000000110

00000000000000000000000000001110

00000000000000000000000000000111



b0000011100100011

xor \$4, \$3, \$4

00000000000000000000000000000000

000000000000000000000000000010111

00000000000000000000000000001000


00000000000000000000000000000011

000000000000000000000000001000 ----> contents here changed to 1011 ---> 11

00000000000000000000000000000110

00000000000000000000000000001110

00000000000000000000000000000111



b0000\_111\_100\_010\_011

xor \$2, \$7, \$4

00000000000000000000000000000000

0000000000000000000000000000010111

000000000000000000000000000001000 ---> contents of this register should change to 1100


000000000000000000000000000000011

000000000000000000000000000001011

00000000000000000000000000000110

000000000000000000000000000001110

00000000000000000000000000000111



b0000\_001\_010\_110\_100

nor \$6, \$1, \$2

00000000000000000000000000000000



0000000000000000000000000000010111

000000000000000000000000000001100

000000000000000000000000000000011

000000000000000000000000000001011

00000000000000000000000000000110

[illegible]

[illegible]

---> contents of this register should change to 11111

Name	Value	Kind	Mode
instruction	01101...Pack...	Internal	Internal
clk	0	Regis...Internal	Internal
result	00000...Net	Internal	Internal

Msgs
0000001010110100
1
1111111111111111

b0000\_110\_101\_111\_101

or \$7, \$6, \$5

11111111111111111111111111100000

[illegible]

---> contents of this register should change to

**11**

[illegible]

b0001\_010\_111\_011\_111

```
addi $7, $2, 011111
```

00000000000000000000000000000000

0000000000000000000000000000010111

000000000000000000000000000001100

0000000000000000000000000000010100

000000000000000000000000000001011


0000000000000000000000000000011111

1111111111111111111111111111100000

1100+11111

11111111111111111111111111111111

----> contents of this register should change to 101011



b0001\_111\_110\_000\_101

addi \$6, \$7, 000101

00000000000000000000000000000000

0000000000000000000000000000010111

000000000000000000000000000001100


0000000000000000000000000000010100

000000000000000000000000000001011

0000000000000000000000000000011111

1111111111111111111111111111100000 ----> contents of this register should change to 110000

00000000000000000000000000000101011



b0010\_100\_110\_001\_010

andi \$6, \$4, 1010

00000000000000000000000000000000

0000000000000000000000000000010111

000000000000000000000000000001100


0000000000000000000000000000010100

000000000000000000000000000001011

0000000000000000000000000000011111

00000000000000000000000000000110000 ----> contents of this register should change to 1010

00000000000000000000000000000101011



b0010\_001\_001\_000\_001

andi \$1, \$2, 0001

00000000000000000000000000000000

0000000000000000000000000000010111 ----> contents of this register should change to 000001

000000000000000000000000000001100

0000000000000000000000000000010100



00000000000000000000000000000000101011

The screenshot displays the Logic Analyzer interface. The 'Objects' pane on the left lists three variables: 'instruction' (Value: 01101..., Kind: Internal), 'clk' (Value: 0, Kind: Internal), and 'result' (Value: 00000..., Kind: Internal). The 'Wave - Default' pane on the right shows a timing diagram with three signals: '/MiniMIPS\_testbenc...', 'Msgs', and another '/MiniMIPS\_testbenc...'. The 'Msgs' signal shows a sequence of hexadecimal values: 0000001010110100, 1, and 1111111111111111. The timing diagram also shows a green horizontal line for the 'clk' signal.

```
ori $6, $4, 1111
```

`00000000000000000000000000000000101011`

The screenshot shows the Logic Analyzer tool interface. The **Objects** window on the left lists the following:

Name	Value	Kind	Mode
instruction	01101... Pack...	Internal	
clk	0	Regis...Internal	
result	00000... Net	Internal	

The **Wave - Default** window in the center shows a signal trace for `/MiniMIPS_testbenc...` with a value of `1`.

The **Msgs** window on the right displays the following data:

Msgs
0000010 1010110100
1
11111111111111...

```
ori $1, $1, 0001
```

----> contents of this register should stay 0001 since


[illegible][illegible][illegible]

0000000000000000000000000000000000001011

000000000000000000000000000000001111

[illegible]

00000000000000000000000000000000101011



b0100\_100\_110\_001\_111

nori \$6, \$4, 1111

000000000000000000000000000000000000

0000000000000000000000000000000000001

000000000000000000000000000000001100

0000000000000000000000000000000010100

000000000000000000000000000000001011

[illegible]


000000000000000000000000000000001111 ----> contents of this register change to 11111111111111111111111111110000

00000000000000000000000000000000101011



11111111111111111111111111110000 ----> contents of this register should change to 1 since  $1011 < 11111$

00000000000000000000000000000000101011



b0111\_001\_001\_000\_000

```
slti $1, $1, 0000
```

00

111111111111111111111111111111110 ----> contents of this register should change to 1 since  $-2 < 0$


0000000000000000000000000000000000001100

[illegible]

0000000000000000000000000000000000001011

[illegible][illegible]

00000000000000000000000000000000101011



b1001\_000\_011\_000\_000

sw \$3, 0(\$0) ----> should put 10100 in 00000 memory address location

Stays the same - regs

00000000000000000000000000000000

00000000000000000000000000000000000001

The screenshot displays the Logic Analyzer interface. The 'Objects' window on the left lists the following signals:

Name	Value	Kind	Mode
instruction	01101...	Pack...	Internal
clk	0	Regis...	Internal
result	00000...	Net	Internal

The 'Wave - Default' window on the right shows a timing diagram with three traces, all labeled 'MiniMIPS\_testbenc...'. The first trace shows a sequence of 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s. The second trace shows a sequence of 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s. The third trace shows a sequence of 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s, 10s.


Data changes as predicted! - ( will be shown a bit later )

sw \$7, 3(\$0) ----> should put 101011 in 3rd memory address location

The screenshot shows the Waveform Viewer with a single trace named 'result'. The trace is a digital signal that transitions from low to high at approximately 10 ns and remains high until the end of the simulation at 20 ns. The time scale is 1 ns per division, and the voltage scale is 1 V per division.

Same as previously, address for the data is calculated correctly.





We can see that data in here to be read from the memory is 10100 meaning the SW we preformed previously worked.

b1000\_110\_001\_000\_010

lw \$1, 2(\$6) ----> should put 0 in \$1

00000000000000000000000000000000

00000000000000000000000000000001 ----> contents of this register should change to 101011

0000000000000000000000000000010100

0000000000000000000000000000010100

000000000000000000000000000001011

0000000000000000000000000000011111

000000000000000000000000000000001

00000000000000000000000000000101011





00000000000000000000000000000000101011

#`DELAY

