
## CSCE 230 – Group Labs (the Project)

#### 5. Computer organization

5.1. A simple computer consists of a simple processor and a memory and IO interface.



#### 5.2. VHDL designs

- A Simple Computer: SimpleComputer.vhd, which is complete and is the top-level entity for Quartus.
- A Simple Processor: SimpleProcessor.vhd. which is incomplete and is what you need to complete in this project.
- Memory and I/O:
  - MemorylOInterface.vhd, which is complete.
  - MainMemory.vhd, which is complete.
  - MemoryInitialization.mif, which is incomplete and is where you need to write the binary/hexadecimal encodings of an assembly program. This <u>mif</u> file will be automatically read by MainMemory.vhd to initialize the initial values of memory.

### 5.3. Computer Interface

- The processor clock input port is directly connected to the computer clock input port, and is triggered by a rising edge of the computer clock. The memory and IO clock input port is connected to the output of a NOT gate, and thus is triggered by a falling edge of the computer clock.
- When KEYO is pushed (i.e. KEYO=0), the computer is reset. Therefore, the inverted KEYO is connected to the reset input ports of the processor and memory and IO interface.


#### 5.4. Main memory and I/O ports


Base Address	End Address	Memory or I/O	16-bit data at an address
0x0000	0x0FFF	Main memory	
0x1000	0x1000	LEDR: LED Red (Write only)	000000:LEDR9:LEDR8::LEDR0
0x1010	0x1010	HEX_DP: Hex Seg (Write only)	00000000:HEX57:HEX47::HEX07
0x1040	0x1040	SW: Slider Switch (Read only)	000000:SW9:SW8::SW0
0x1050	0x1050	KEY: Push Button (Read only)	000000000000:KEY1:0


# **CSCE 230 – Group Labs (the Project)**

## 6. Processor architecture


## 6.1. The processor architecture diagram







Data\_RC-temp



RST PC BIT