

LYR178-101D (SDSP Development Platform)


RefDes	Qty	Description	Value	Part Number	MRP
PCB1	1	Printed Circuit Board	N/A	LYR178-101D	690-274-D
BOM1	1	IC 512 Mb, 667Mhz, DDR2 SODIMM 200p +1.8V, non ECC, Unbuffered ROHS=OK	N/A	MT4HTF6464HY-667E	209-047
BOM2	1	Compact Flash 256MB	N/A	CF256-12-251 256MB	872-004

TABLE OF CONTENTS

PAGE 1 THIS PAGE
PAGE 2 ETHERNET
PAGE 3 AUDIO
PAGE 4 VIDEO
PAGE 5 USB+SYSTEMACE+CPLD
PAGE 6 DDR2
PAGE 7 SRAM+FLASH
PAGE 8 LCD+FAN+CLOCKS+RESET+PS2
PAGE 9 POWER_1
PAGE 10 POWER_2
PAGE 11 FPGA_1
PAGE 12 FPGA_2
PAGE 13 FPGA_POWER
PAGE 14 FMC#1+FMC#2

REVISION HISTORY

Date	Description	Revision
2007-07-04	Remove EXP interface and replace it with a second FMC interface	0.90
2007-07-04	Add an adjustable power module to power the second FMC module VIO	0.90
2007-07-05	Add a separate trace for DDR2 CKE1 signals and an additionnal 4.75K pulldown	0.90
2007-07-05	Add terminations on DQs signals close to fpga	0.90
2007-07-05	Add 4.7pF between clocks signals	0.90
2007-07-05	Change DVI AVDD supply to +3.6V	0.90
2007-07-05	Add a 1.0K serie resistor to terminate DVI_DETECT close to DVI connector	0.90
2007-07-05	Add resistors on U6 pins 41, 42, 43 and 46 to make possible the use of both CH7301 or CH7303	0.90
2007-07-05	Add 2 FMC connectors for Power Analysis	0.90
2007-07-25	Add a second LCD as a dual footprint	0.91
2007-08-02	Change FMC Presence Pull-Up for 1Kohm	0.92
2007-08-02	Remove Micror connector and shroud	0.92
2007-08-02	Connect LA17 and LA28 signals of FMC Site 2 to GCLK FPGA pins	0.92
2007-08-02	Use FPGA LHCLK pins to connect FMC site 1 CLK_M2C, LA17 and LA28 signals	0.92
2007-08-02	POWER_GOOD signals disconnected from FPGA	0.92
2007-08-21	Change Input Voltage to +5V instead of +12V	0.93
2007-08-21	Add a switcher to supply 12V@2A from +5V input	0.93
2008-01-30	Change clock generator U26 text comment for 125MHz instead of 200MHz and 31.25MHz instead of 33MHz	0.94

 LYRTECH LYRTECH SIGNAL PROCESSING		Phone: (418) 877-4644 Fax: (418) 877-7710 ① www.lyrtech.com	
Title: Spartan-3A SDSP Board		Project: [Project]	
Reference number: [No de Ref]		Paper size: C	
Filename: LYR178-101D.sch	Printing date and hour: Thu Jan 31, 2008 13:14:48		
Drawn by: Roger Gagnon	Rev.: D		
Approved by: David Bourget		Page: 1 of 14	

PIN CONNECTION BITS[2:0]


2.5V	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
GND	000


PIN BIT[2] BIT[1] BIT[0] PHYADDR[4:0] = 00111

CONF1G0	PHYADDR[2]	PHYADDR[1]	PHYADDR[0]	000
CONF1G1	ENA_PAUSE	PHYADDR[4]	PHYADDR[3]	000
CONF1G2	ANEG[2]	ANEG[1]	ANEG[0]	111
CONF1G3	ANEG[0]	ENA_XC	DIS_125	111
CONF1G4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]	111
CONF1G5	DIS_SLEEP	DIS_SLEEP	75/50 OHM	111
CONF1G6	SEL_TWSI	INT_POL		010

PHYADDR[4:0] = 00111
 ENA_PAUSE = 0
 ANEG[3:0] = 1111 = ADVERTISE ALL CAPABILITIES
 ENA_XC = 1 = ENABLE CROSSEVER
 DIS_125 = 1 = DISABLE CLOCK 125MHZ
 HWCFG_MODE[3:0] = 1111 = GMII TO COPPER
 HWCFG_MODE[3:0] = 1011 = RGMII TO COPPER
 DIS_SLEEP = 1 = DISABLE ENERGY DETECT
 SEL_TWSI = 0 = SELECT MDC/MDIO INTERFACE
 INT_POL = 1 = INT IS ACTIVE LOW
 75/50 = 0-50 OHM FOR FIBER

$$V_{out} = 1.22 (1 + R2/R1)$$








CODEC

AUDIO


VIDEO



I2C Address = 0xEC (0x76)
I2C MUX 3



CH7301 = Populate Group A, Do not populate Group B
CH7303 = Populate Group B, And Replace Resistors from Group A by 10K




DVI


I2C Address = 0x60, 0x62, 0x6E, 0xA0 and 0xFF
I2C MUX 3






Phone: (418) 877-4644
Fax: (418) 877-7710
www.lyrtech.com




Title:	Spartan-3A SDSP Board	Project:	[Project]
Reference number:	[No de Ref]	Paper size:	C
Filename:	LYR178-101D.sch	Rev.:	D
Printed date and hour:	Thu Jan 31, 2008 13:14:48	Page:	4 of 14
Drawn by:	Roger Gagnon	Approved by:	David Bourget









ZBT SRAM










POWER_2






FMC VADJ





FMC INTERFACE #2



+1.8V



DDR2, DIP_SW, LED BUTTONS, PS2



FPGA_1

Phone: (418) 877-4644
Fax: (418) 877-7710
www.lyrtech.com

Title: Spartan-3A SDSP Board

Reference number: [No de Ref]

Filename: LYR178-101D.sch

Drawn by: Roger Gagnon

Project: [Project]

Paper size: C

Rev.: D

Page: 11 of 14

Printing date and hour: Thu Jan 31, 2008 13:14:48

Approved by: David Bourget

FPGA POWER

