# IP Processor LMB BRAM Interface Controller (v3.10a)

## **Product Guide**

PG061 July 25, 2012





# **Table of Contents**

ECTION I: SUMMARY
IP Facts
Chapter 1: Overview
Feature Summary 7
Licensing and Ordering Information 7
Chapter 2: Product Specification
Standards Compliance
Performance 8
Resource Utilization
Port Descriptions
Register Space
Chapter 3: Designing with the Core
General Design Guidelines
Clocking
Resets
Protocol Description
ECTION II: VIVADO DESIGN SUITE
Chapter 4: Customizing and Generating the Core
GUI
Parameter Values
Parameter - Port Dependencies
Programming Model 33



Chapter 5: Constraining the Core	
Required Constraints	. 35
Device, Package, and Speed Grade Selections	. 35
Clock Frequencies	
Clock Management	. 35
Clock Placement	. 35
Banking	. 36
Transceiver Placement	. 36
I/O Standard and Placement	. 36
SECTION III: ISE DESIGN SUITE	
Chapter 6: Customizing and Generating the Core	
GUI	. 38
Parameter Values	. 41
Parameter - Port Dependencies	. 42
Programming Model	. 43
LMB Timing	. 43
Chapter 7: Constraining the Core	
SECTION IV: APPENDICES	
Appendix A: Application Software Development	
Device Drivers	. 46
Appendix B: Additional Resources	
Xilinx Resources	. 47
Solution Centers	. 47
References	
Technical Support	. 48
Revision History	. 48
Notice of Disclaimer	15



# SECTION I: SUMMARY

**IP Facts** 

Overview

**Product Specification** 

Designing with the Core





### Introduction

This document provides the design specification for the Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller.

The LMB BRAM Interface Controller connects to an lmb\_v10 bus.

Version v3.10.a of the LMB BRAM Interface Controller requires MicroBlaze™ v8.00.a or higher and lmb\_v10 v2.00.a or higher.

### **Features**

- LMB v1.0 bus interfaces with byte enable support
- Used in conjunction with EDK bram\_block peripheral or Vivado™ Block Memory Generator core to provide fast block RAM memory solution for MicroBlaze ILMB and DLMB ports.
- Supports byte, half-word, and word transfers
- Supports optional BRAM error correction and detection.
- Supports multiple LMB masters.

LogiCORE IP Facts Table						
	Core Specifics					
Supported Device Family <sup>(1)</sup>	Zynq <sup>™</sup> -7000 <sup>(2)</sup> , Virtex-7, Kintex <sup>™</sup> -7, Artix <sup>™</sup> -7, Virtex-6, Spartan-6, Virtex-5, Virtex®-4, Spartan®-3					
Supported User Interfaces	LMB, AXI4-Lite, PLBv46.					
Resources	See Table 2-2.					
	Provided with Core					
Design Files	ISE: VHDL Vivado: RTL					
Example Design	Not Provided					
Test Bench	Not Provided					
Constraints File	Not Provided					
Simulation Model	VHDL Behavioral					
Supported S/W Driver <sup>(3)</sup>	Standalone					
	Tested Design Tools(4)					
Design Entry Tools	Xilinx Platform Studio (XPS) Vivado™ Design Suite <sup>(5)</sup>					
Simulation	Mentor Graphics ModelSim					
Synthesis Tools	Xilinx Synthesis Technology (XST) Vivado Synthesis					
	Support					
Provided by Xilinx @ <u>www.xilinx.com/support</u>						

#### Notes:

- For a complete list of supported derivative devices, see the <u>IDS Embedded Edition Derivative Device Support.</u>
- 2. Supported in ISE Design Suite implementations only.
- 3. Standalone driver details can be found in the EDK or SDK directory (<install\_directory>/doc/usenglish/xilinx\_drivers.htm). Linux OS and driver support information is available from //wiki.xilinx.com.
- 4. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
- 5. Supports only 7 series devices.



## Overview

The LMB BRAM Interface Controller is the interface between the LMB and the EDK bram\_block peripheral or Vivado™ Block Memory Generator core. A block RAM memory subsystem consists of the controller and the bram\_block peripheral or Block Memory Generator core.

The input/output signals of the LMB BRAM Interface Controller are shown in Figure 1-1. The detailed list of signals are listed and described in Table 2-3. See the description of LMB Signals in the MicroBlaze™ Bus Interfaces chapter in the MicroBlaze Processor Reference Guide [Ref 1].




Figure 1-1: LMB BRAM Interface Controller Block Diagram



## **Feature Summary**

Provides a low area, high frequency and low latency connection for the MicroBlaze DLMB and ILMB ports to FPGA block RAM. The supported block RAM sizes are 2-128 KB, with the possibility of performing 32-bit word, 16-bit half word, as well as byte accesses.

Error Correction Codes (ECC) is available as an option for providing a solution suitable for applications with higher reliability requirements. When enabled, the ECC function corrects all single bit errors and detects all double bit errors. A set of optional ECC control and status registers are available, making it possible to tailer the ECC function to meet different requirements on ECC error injection, monitoring and signalling. The optional ECC registers are connected to MicroBlaze through either an AXI4-Lite or PLBv46 interface. The PLBv46 bus is only available in EDK.

The LMB BRAM Interface Controller supports multiple LMB masters, making it possible to use only one of the ports of the block RAM. This allows the other port of the block RAM to be used for low latency/low overhead data movement to and from MicroBlaze local memory.

## **Licensing and Ordering Information**

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx Vivado Design Suite and ISE Design Suite Embedded Edition tools under the terms of the Xilinx End User License.

Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.



# **Product Specification**

## **Standards Compliance**

The LMB BRAM Interface Controller adheres to the AMBA® AXI4 Interface standard (see ARM® AMBA AXI Protocol Specification, Version 2.0 ARM IHI 002C).

The LMB BRAM Interface Controller implements a Processor Local Bus slave interface (see *IBM 128-Bit Processor Local Bus Architectural Specification (v4.6)*).

### **Performance**

The frequency and latency of the LMB BRAM Interface Controller are optimized for use with MicroBlaze™. This means that the frequency targets are aligned to MicroBlaze targets as well as the 1 cycle latency optimized for MicroBlaze instruction and data access.

### **Maximum Frequencies**

Table 2-1 lists clock frequencies for the target families. The maximum achievable clock frequency can vary. The maximum achievable clock frequency and all resource counts can be affected by the tool flow, other tool options, additional logic in the FPGA, different versions of the Xilinx tools, and other factors.

Table 2-1: Maximum Frequencies

Architecture	Speed grade	Max Frequency
Spartan®-6	-4	195
Virtex®-6	-3	300
Artix™-7	-3	225
Kintex™-7	-3	320
Virtex-7	-3	320

The configuration for reaching these numbers has a single LMB master interface and does not include ECC and interfaces to a single block RAM.



### Latency

Data read from block RAM is available the clock cycle after the address strobe is asserted when a single port is used. This is also true when single bit errors are corrected. Data write is performed the clock cycle after the address strobe is asserted, when a single port is used.

When ECC is enabled, byte and half word data writes add a two cycle latency to the write access. This is to perform a read-modify-write cycle to generate proper ECC for the full 32-bit word stored in block RAM. When multiple ports are used, latency is increased when an access has to wait until an ongoing access on another port is completed.

### **Throughput**

The nominal throughput is one read or write access every clock cycle. The only exceptions are performing a byte or half word write when ECC is enabled, and when an access is ongoing on another port when using multiple ports.



## **Resource Utilization**

Because the LMB BRAM Interface Controller is a module that is used with other design elements in the FPGA, the utilization and timing numbers reported in Table 2-2 are estimates. The actual utilization of FPGA resources and timing of the LMB BRAM Interface Controller design can vary from the results reported here.

Table 2-2: Performance and Resource Utilization on Virtex-6 (xc6vlx240t-ff1156-1)

Parameter Values (other parameters have default values)									Device Resources	
C_ECC	C_INTERCONNECT	C_FAULT_INJECT	C_CE_FAILING_REGISTERS	C_UE_FAILING_REGISTERS	C_ECC_STATUS_REGISTERS	C_ECC_ONOFF_REGISTER	C_CE_COUNTER_WIDTH	C_WRITE_ACCESS	Flip-Flops	LUTs
0	0	0	0	0	0	0	0	0	2	6
1	0	0	0	0	0	0	0	0	2	109
1	0	0	0	0	0	0	0	1	2	129
1	0	0	0	0	0	0	0	2	106	196
1	2	0	0	0	1	0	0	0	50	139
1	1	0	0	0	1	0	0	0	51	129
1	1	0	0	0	1	1	0	0	52	130
1	1	1	0	0	1	0	0	2	225	290
1	1	0	1	0	1	0	0	0	152	162
1	1	0	0	1	1	0	0	0	152	232
1	1	0	0	0	1	0	10	0	69	154
1	1	1	1	1	1	1	10	2	378	465



# **Port Descriptions**

The I/O ports and signals for the LMB BRAM Interface Controller are listed and described in Table 2-3.

Table 2-3: LMB BRAM Interface Controller I/O Signals

Port Name	MSB:LSB	I/O	Description
	LMB Sign	als	
LMB_Clk		I	LMB Clock
LMB_Rst		I	LMB Reset (Active-High)
LMB_ABus	0:C_LMB_AWIDTH-1	I	LMB Address Bus
LMB_WriteDBus	0:C_LMB_DWIDTH-1	I	LMB Write Data Bus
LMB_ReadStrobe		I	LMB Read Strobe
LMB_AddrStrobe		I	LMB Address Strobe
LMB_WriteStrobe		I	LMB Write Strobe
LMB_BE	0:C_LMB_DWIDTH/8-1	I	LMB Byte Enable Bus
SI_DBus	0:C_LMB_DWIDTH-1	0	LMB Read Data Bus
SI_Ready		0	LMB Data Ready
SI_Wait		0	LMB Wait
SI_CE		0	LMB Correctable Error
SI_UE		0	LMB Uncorrectable Error
LMB1_ABus	0:C_LMB_AWIDTH-1	I	LMB1 Address Bus
LMB1_WriteDBus	0:C_LMB_DWIDTH-1	I	LMB1 Write Data Bus
LMB1_ReadStrobe		I	LMB1Read Strobe
LMB1_AddrStrobe		I	LMB1 Address Strobe
LMB1_WriteStrobe		I	LMB1 Write Strobe
LMB1_BE	0:C_LMB_DWIDTH/8-1	I	LMB1 Byte Enable Bus
SI1_DBus	0:C_LMB_DWIDTH-1	0	LMB1 Read Data Bus
SI1_Ready		0	LMB1 Data Ready
SI1_Wait		0	LMB1 Wait
SI1_CE		0	LMB1 Correctable Error
SI1_UE		0	LMB1 Uncorrectable Error
LMB2_ABus	0:C_LMB_AWIDTH-1	I	LMB2 Address Bus
LMB2_WriteDBus	0:C_LMB_DWIDTH-1	I	LMB2 Write Data Bus
LMB2_ReadStrobe		I	LMB2 Read Strobe
LMB2_AddrStrobe		I	LMB2 Address Strobe



Table 2-3: LMB BRAM Interface Controller I/O Signals (Cont'd)

Port Name	MSB:LSB	I/O	Description
LMB2_WriteStrobe		I	LMB2 Write Strobe
LMB2_BE	0:C_LMB_DWIDTH/8-1	I	LMB2 Byte Enable Bus
SI2_DBus	0:C_LMB_DWIDTH-1	0	LMB2 Read Data Bus
SI2_Ready		0	LMB2 Data Ready
SI2_Wait		0	LMB2 Wait
SI2_CE		0	LMB2 Correctable Error
SI2_UE		0	LMB2 Uncorrectable Error
LMB3_ABus	0:C_LMB_AWIDTH-1	I	LMB3 Address Bus
LMB3_WriteDBus	0:C_LMB_DWIDTH-1	I	LMB3 Write Data Bus
LMB3_ReadStrobe		I	LMB3 Read Strobe
LMB3_AddrStrobe		I	LMB3 Address Strobe
LMB3_WriteStrobe		I	LMB3 Write Strobe
LMB3_BE	0:C_LMB_DWIDTH/8-1	I	LMB3 Byte Enable Bus
SI3_DBus	0:C_LMB_DWIDTH-1	0	LMB3 Read Data Bus
SI3_Ready		0	LMB3 Data Ready
SI3_Wait		0	LMB3 Wait
SI3_CE		0	LMB3 Correctable Error
SI3_UE		0	LMB3 Uncorrectable Error
	Block RAM Interface Signals (	Data	and ECC)
BRAM_Rst_A		0	Block RAM Reset
BRAM_CIk_A		0	Block RAM Clock
BRAM_EN_A		0	Block RAM Enable
BRAM_WEN_A	0:(C_LMB_DWIDTH+8*C_ECC)/8-1	0	Block RAM Write Enable
BRAM_Addr_A	0:C_LMB_AWIDTH-1	0	Block RAM Address
BRAM_Din_A	0:C_LMB_DWIDTH+8*C_ECC-1	I	Block RAM Data Input
BRAM_Dout_A	0:C_LMB_DWIDTH+8*C_ECC-1	0	Block RAM Data Output
	Misc. Signals		
Interrupt		0	Interrupt
UE		0	One cycle pulse signalling an ECC Uncorrectable Data Error
CE		0	One cycle pulse signalling an ECC Correctable Data Error
	PLB Interface Signa	ıls	
SPLB_CTRL_PLB_ABus	0:31	I	PLB address bus
SPLB_CTRL_PLB_PAValid		I	PLB primary address valid



Table 2-3: LMB BRAM Interface Controller I/O Signals (Cont'd)

Port Name	MSB:LSB	I/O	Description
		-	PLB current master identifier
SPLB_CTRL_PLB_ masterID	0:C_SPLB_CTRL_MID_WIDTH-1	I	PLB current master identifier
SPLB_CTRL_PLB_RNW		I	PLB read not write
SPLB_CTRL_PLB_BE	0:C_SPLB_CTRL_DWIDTH/8-1	I	PLB byte enables
SPLB_CTRL_PLB_size	0:3	I	PLB size of requested transfer
SPLB_CTRL_PLB_type	0:2	I	PLB transfer type
SPLB_CTRL_PLB_ wrDBus	0:C_SPLB_CTRL_DWIDTH -1	I	PLB write data bus
	Unused PLB Interface S	igna	ls
SPLB_CTRL_PLB_ UABus	0:31	I	PLB upper address bits
SPLB_CTRL_PLB_ SAValid		I	PLB secondary address valid
SPLB_CTRL_PLB_rdPrim		I	PLB secondary to primary read request indicator
SPLB_CTRL_PLB_ wrPrim		I	PLB secondary to primary write request indicator
SPLB_CTRL_PLB_abort		I	PLB abort bus request
SPLB_CTRL_PLB_ busLock		I	PLB bus lock
SPLB_CTRL_PLB_MSize	0:1	I	PLB data bus width indicator
SPLB_CTRL_PLB_ lockErr		I	PLB lock error
SPLB_CTRL_PLB_ wrBurst		I	PLB burst write transfer
SPLB_CTRL_PLB_ rdBurst		I	PLB burst read transfer
SPLB_CTRL_PLB_ wrPendReq		I	PLB pending bus write request
SPLB_CTRL_PLB_ rdPendReq		I	PLB pending bus read request
SPLB_CTRL_PLB_ wrPendPri	0:1	I	PLB pending write request priority
SPLB_CTRL_PLB_ rdPendPri	0:1	I	PLB pending read request priority
SPLB_CTRL_PLB_reqPri	0:1	I	PLB current request priority
SPLB_CTRL_PLB_ TAttribute	0:15	I	PLB transfer attribute



Table 2-3: LMB BRAM Interface Controller I/O Signals (Cont'd)

Port Name	MSB:LSB	I/O	Description				
	PLB Slave Interface Signals						
SPLB_CTRL_SI_addrAck		0	Slave address acknowledge				
SPLB_CTRL_SI_SSize	0:1	0	Slave data bus size				
SPLB_CTRL_SI_wait		0	Slave wait				
SPLB_CTRL_SI_ rearbitrate		0	Slave bus rearbitrate				
SPLB_CTRL_SI_wrDAck		0	Slave write data acknowledge				
SPLB_CTRL_SI_wrComp		0	Slave write transfer complete				
SPLB_CTRL_SI_rdDBus	0: C_SPLB_CTRL_DWIDTH - 1	0	Slave read data bus				
SPLB_CTRL_SI_rdDAck		0	Slave read data acknowledge				
SPLB_CTRL_SI_rdComp		0	Slave read transfer complete				
SPLB_CTRL_SI_MBusy	0: C_SPLB_CTRL_NUM_MASTERS-1	0	Slave busy				
SPLB_CTRL_SI_MWrErr	0: C_SPLB_CTRL_NUM_MASTERS-1	0	Slave write error				
SPLB_CTRL_SI_MRdErr	0: C_SPLB_CTRL_NUM_MASTERS-1	0	Slave read error				
	Unused PLB Slave Interfac	e Sig	gnals				
SPLB_CTRL_SI_wrBTerm		0	Slave terminate write burst transfer				
SPLB_CTRL_SI_ rdWdAddr	0:3	0	Slave read word address				
SPLB_CTRL_SI_rdBTerm		0	Slave terminate read burst transfer				
SPLB_CTRL_SI_MIRQ	0: C_SPLB_CTRL_NUM_MASTERS-	0	Master interrupt request				
	AXI System Signal	s					
S_AXI_CTRL_ACLK		I	AXI Clock				
S_AXI_CTRL_ARESETN		I	AXI Reset, active-Low				
	AXI Write Address Channe	el Sig	gnals				
S_AXI_CTRL_AWADDR	C_S_AXI_CTRL_ADDR_WIDTH-1:0	I	AXI Write address. The write address bus gives the address of the write transaction.				
S_AXI_CTRL_AWVALID		I	Write address valid. This signal indicates that valid write address is available.				
S_AXI_CTRL_AWREADY		0	Write address ready. This signal indicates that the slave is ready to accept an address.				
	AXI Write Channel Sig	gnals					
S_AXI_CTRL_WDATA	C_S_AXI_CTRL_DATA_WIDTH - 1: 0		Write data				
S_AXI_CTRL_WSTB	C_S_AXI_CTRL_DATA_WIDTH/8-1:0		Write strobes. This signal indicates which byte lanes to update in memory.				



Table 2-3: LMB BRAM Interface Controller I/O Signals (Cont'd)

Port Name	MSB:LSB	1/0	, 							
S_AXI_CTRL_WVALID		,, c	Write valid. This signal indicates that valid write data and strobes are available.							
S_AXI_CTRL_WREADY			Write ready. This signal indicates that the slave can accept the write data.							
AXI Write Response Channel Signals										
S_AXI_CTRL_BRESP	1:0	0	Write response. This signal indicates the status of the write transaction.  00 - OKAY  10 - SLVERR  11 - DECERR							
S_AXI_CTRL_BVALID		0	Write response valid. This signal indicates that a valid write response is available.							
S_AXI_CTRL_BREADY		I	Response ready. This signal indicates that the master can accept the response information.							
	AXI Read Address Channe	el Sig	nals							
S_AXI_CTRL_ARADDR	C_S_AXI_CTRL_ADDR_WIDTH -1:0	I	Read address. The read address bus gives the address of a read transaction.							
S_AXI_CTRL_ARVALID		I	Read address valid. This signal indicates, when HIGH, that the read address is valid and remains stable until the address acknowledgement signal, S_AXI_CTRL_ARREADY, is high.							
S_AXI_CTRL_ARREADY		0	Read address ready. This signal indicates that the slave is ready to accept an address.							
	AXI Read Data Channel	Sign	als							
S_AXI_CTRL_RDATA	C_S_AXI_CTRL_DATA_WIDTH -1:0	0	Read data							
S_AXI_CTRL_RRESP	1:0	0	Read response. This signal indicates the status of the read transfer. 00 - OKAY 10 - SLVERR 11 - DECERR							
S_AXI_CTRL_RVALID		0	Read valid. This signal indicates that the required read data is available and the read transfer can complete							
S_AXI_CTRL_RREADY		I	Read ready. This signal indicates that the master can accept the read data and response information							



## **Register Space**

Table 2-4 shows the Register Address Map for the LMB BRAM Interface Controller. The individual registers are described in Table 2-5 to Table 2-28.

Table 2-4: LMB BRAM Interface Register Address Map

Offset (hex)	Register	Access Type	Description
0x0	ECC_STATUS	R/W	ECC Status Register
0x4	ECC_EN_IRQ	R/W	ECC Enable Interrupt Register
0x8	ECC_ONOFF	R/W	ECC On/Off Register
0xC	CE_CNT	R/W	Correctable Error Counter Register
0x100	CE_FFD	R	Correctable Error First Failing Data Register
0x180	CE_FFE	R	Correctable Error First Failing ECC Register
0x1C0	CE_FFA	R	Correctable Error First Failing Address Register
0x200	UE_FFD	R	Uncorrectable Error First Failing Data Register
0x280	UE_FFE	R	Uncorrectable Error First Failing ECC Register
0x2C0	UE_FFA	R	Uncorrectable Error First Failing Address Register
0x300	FI_D	W	Fault Inject Data Register
0x380	FI_ECC	W	Fault Inject ECC Register

### **ECC Status Register (ECC\_STATUS)**

This register holds information about correctable and uncorrectable errors. The status bits are independently set to 1 for the first occurrence of each error type. The status bits are cleared by writing a 1 to the corresponding bit position, that is, the status bits can only be cleared to 0 and not set to 1 by means of a register write. The ECC Status register operates independently of the ECC Enable Interrupt register.

The register is implemented if C\_ECC\_STATUS\_REGISTERS is set to 1.

Table 2-5: ECC Status Register (ECC\_STATUS)

Reserved		C_STATUS
0 29	30	31

Table 2-6: ECC Status Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
30	CE_STATUS	R/W	0	If 1 a correctable error has occurred. Cleared when 1 is written to this bit position
31	UE_STATUS	R/W	0	If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position



### **ECC Interrupt Enable Register (ECC\_EN\_IRQ)**

This register determines if the value of the CE\_STATUS and UE\_STATUS bits of the ECC Status Register asserts the Interrupt output signal. If both CE\_EN\_IRQ and UE\_EN\_IRQ are set to 1 (enabled), the value of the Interrupt signal is the logical OR between the CE\_STATUS and UE\_STATUS bits.

The register is implemented if C\_ECC\_STATUS\_REGISTERS is set to 1.

Table 2-7: ECC Interrupt Enable Register (ECC\_EN\_IRQ)

Reserved	ECC_	_EN_IRQ
0 29	30	31

Table 2-8: ECC Interrupt Enable Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
30	CE_EN_IRQ	R/W	0	If 1, the value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.  if 0, the value of the CE_STATUS bit of ECC Status Register is not propagated to the Interrupt signal.
31	UE_EN_IRQ	R/W	0	If 1, the value of the UE_STATUS bit of ECC Status Register is propagated to the Interrupt signal. if 0, the value of the UE_STATUS bit of ECC Status Register is not propagated to the Interrupt signal.

## ECC On/Off Register (ECC\_ONOFF)

This register determines if the ECC checking should be enabled. ECC checking should normally never be disabled. However, in the case where the block RAM ECC bits have not been initialized at startup, they must be manually initialized before enabling the ECC checking. The ECC initialization is done by performing a read followed by a write on the whole block RAM contents.

The register is implemented if C\_ECC\_ONOFF\_REGISTER is set to 1.

Table 2-9: ECC On/Off Register (ECC\_ONOFF)

Reserved	ECC_ONOFF
0 30	31

Table 2-10: ECC On/Off Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31	ECC_ONOFF	R/W	C_ECC_ONOFF_RESET_VALUE	If 1 ECC checking is enabled. if 0 ECC checking is disabled.



### **Correctable Error Counter Register (CE CNT)**

This registers counts the number of occurrences of correctable errors. It can be cleared or preset to any value by means of a register write. When the counter reaches its maximum value it does not wrap around, but rather stops incrementing and remains at the maximum value.

The width of the counter is defined by the value of the C\_CE\_COUNTER\_WIDTH parameter. This register is not implemented if the value of C\_CE\_COUNTER\_WIDTH is 0.

Table 2-11: Correctable Error Counter Register (CE\_CNT)

Reserved	CE_CNT		
0 31-C_CE_COUNTER_WIDTH	32-C_CE_COUNTER_WIDTH	31	

Table 2-12: Correctable Error Counter Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
(32-C_CE_COUNTER_WIDTH) to 31	CE_CNT	R/W	0	Registers holds number of correctable errors encountered

### Correctable Error First Failing Data Register (CE\_FFD)

This register stores the (uncorrected) failing data of the first occurrence of an access with a correctable error. When the CE\_STATUS bit in the ECC Status Register is cleared, this register is re-enabled to store the data of the next correctable error. Storing of failing data is enabled after reset.

The register is implemented if the C\_CE\_FAILING\_REGISTERS is set to 1.

Table 2-13: Correctable Error First Failing Data Register (CE\_FFD)

	CE_FFD	
(	3:	1

Table 2-14: Correctable Error First Failing Data Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 to 31	CE_FFD	R	0	Data of the first occurrence of a correctable error

### Correctable Error First Failing ECC Register (CE FFE)

This register stores the ECC of the first occurrence of an access with a correctable error. When the CE\_STATUS bit in the ECC Status Register is cleared, this register is re-enabled to store the ECC of the next correctable error. Storing of the failing ECC is enabled after reset.

The register is implemented if C CE FAILING REGISTERS is set to 1.



Table 2-15: Correctable Error First Failing ECC Register (CE\_FFE)

Reserved	CE_FFE
0 24	25 31

**Table 2-16:** Correctable Error First Failing ECC Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
25 to 31	CE_FFE	R	0	ECC of the first occurrence of a correctable error

### Correctable Error First Failing Address Register (CE\_FFA)

This register stores the address of the first occurrence of an access with a correctable error. When the CE\_STATUS bit in the ECC Status Register is cleared, this register is re-enabled to store the address of the next correctable error. Storing of the failing address is enabled after reset.

The register is implemented if C\_CE\_FAILING\_REGISTERS is set to 1.

Table 2-17: Correctable Error First Failing Address Register (CE\_FFA)

	CE_FFA	
0		31

Table 2-18: Correctable Error First Failing Address Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 to 31	CE_FFA	R	0	Address of the first occurrence of a correctable error

### **Uncorrectable Error First Failing Data Register (UE\_FFD)**

This register stores the failing data of the first occurrence of an access with an uncorrectable error. When the UE\_STATUS bit in the ECC Status Register is cleared, this register is re-enabled to store the data of the next uncorrectable error. Storing of failing data is enabled after reset.

The register is implemented if C\_UE\_FAILING\_REGISTERS is set to 1.

Table 2-19: Uncorrectable Error First Failing Data Register (UE\_FFD)

	UE_FFD
0	31

Table 2-20: Uncorrectable Error First Failing Data Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 to 31	UE_FFD	R	0	Data of the first occurrence of an uncorrectable error



### Uncorrectable Error First Failing ECC Register (UE FFE)

This register stores the ECC of the first occurrence of an access with a uncorrectable error. When the UE\_STATUS bit in the ECC Status Register is cleared, this register is re-enabled to store the ECC of the next uncorrectable error. Storing of the failing ECC is enabled after reset.

The register is implemented if C\_UE\_FAILING\_REGISTERS is set to 1.

Table 2-21: Uncorrectable Error First Failing ECC Register (UE\_FFE)

	Reserved	UE_FFE
0	24	25 31

Table 2-22: Uncorrectable Error First Failing ECC Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
25 to 31	UE_FFE	R	0	ECC of the first occurrence of an uncorrectable error

### **Uncorrectable Error First Failing Address Register (UE\_FFA)**

This register stores the address of the first occurrence of an access with an uncorrectable error. When the UE\_STATUS bit in the ECC Status Register is cleared, this register is re-enabled to store the address of the next uncorrectable error. Storing of the failing address is enabled after reset.

The register is implemented if C\_UE\_FAILING\_REGISTERS is set to 1.

Table 2-23: Uncorrectable Error First Failing Address Register (UE FFA)

	UE_FFA
0	31

Table 2-24: Uncorrectable Error First Failing Address Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 to 31	UE_FFA	R	0	Address of the first occurrence of an uncorrectable error

### Fault Injection Data Register (FI\_D)

This register is used to inject errors in data written to the block RAM and can be used to test the error correction and error signalling. The bits set in the register toggle the corresponding data bits of the subsequent data written to the block RAM without affecting the ECC bits written. After the fault has been injected, the Fault Injection Data Register is cleared automatically.

The register is implemented if C\_FAULT\_INJECT is set to 1.



**Note:** Injecting faults should be performed in a critical region in software; that is, writing to this register and the subsequent write to the LMB BRAM must not be interrupted.

Table 2-25: Fault Injection Data Register (FI\_D)

	FI_D	
0		31

Table 2-26: Fault Injection Data Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description	
0 to 31	FI_D	W	0	Bit positions set to 1 toggle the corresponding bits of the next data word written to the LMB BRAM. The register is automatically cleared after the fault has been injected.	

### Fault Injection ECC Register (FI\_ECC)

This register is used to inject errors in the generated ECC written to the block RAM and can be used to test the error correction and error signalling. The bits set in the register toggle the corresponding ECC bits of the next data written to block RAM. After the fault has been injected, the Fault Injection ECC Register is cleared automatically.

The register is implemented if C\_FAULT\_INJECT is set to 1.

Note that injecting faults should be performed in a critical region in software, i.e. writing this register and the subsequent write to LMB BRAM must not be interrupted.

Table 2-27: Fault Injection ECC Register (FI\_ECC)

Reserved	FI_ECC
0 24	25 31

**Table 2-28:** Fault Injection ECC Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
25 to 31	FI_ECC	R	0	Bit positions set to 1 toggle the corresponding bit of the next ECC written to the LMB BRAM. The register is automatically cleared after the fault has been injected.



# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

## **General Design Guidelines**

In a MicroBlaze™ system without Error Correction Codes (ECC) protection, the LMB BRAM Interface Controller is typically connected as in Figure 3-1.




Figure 3-1: Typical MicroBlaze System

The Interrupt output and the PLBv46 or AXI4-Lite interfaces are unconnected, and the BRAM\_DIn\_A and BRAM\_DOut\_A signals only contain 32 data bits.

The LMB BRAM Interface Controller supports multiple LMB masters, making it possible to use the second block RAM port for low latency data communication with MicroBlaze. The LMB Interface Controller would in this case be connected, as in Figure 3-2.






Figure 3-2: MicroBlaze System with Multiplexed ILMB and DLMB

Note that MicroBlaze performance will drop somewhat, since the DLMB and ILMB accesses now cannot be performed concurrently. The performance reduction is application dependent, but can be expected to be 10-20%.

When the LMB BRAM Interface Controller supports more than one master, there is a fixed priority order between the LMB ports. SLMB has the highest priority and in decreasing priority order, SLMB1, SLMB2 and SLMB3. To minimize the negative performance impact MicroBlaze DLMB should be given the highest priority, which means that it should be connected to SLMB and MicroBlaze ILMB to SLMB1.

#### LMB Controller With ECC

To mitigate the effect of block RAM Single Event Upsets (SEU), the LMB BRAM Interface Controller can be configured to use Error Correction Codes (ECC). When writing to the block RAM, ECC bits are generated and stored together with the written data. When reading from the block RAM, the ECC bits are used to correct all single bit errors and detect all double bit errors in the data read. Errors are either signalled by the LMB to MicroBlaze or by an interrupt signal. The ECC used is a (32,7) Hamming code, as defined in Table 3-1.



Table 3-1: ECC Coding

Participating Data Bits	ECC0	ECC1	ECC2	ECC3	ECC4	ECC5	ECC6
0	*	*					*
1	*		*				*
2		*	*				*
3	*	*	*				
4	*			*			*
5		*		*			*
6	*	*		*			
7			*	*			*
8	*		*	*			
9		*	*	*			
10	*	*	*	*			*
11	*				*		*
12		*			*		*
13	*	*			*		
14			*		*		*
15	*		*		*		
16		*	*		*		
17	*	*	*		*		*
18				*	*		*
19	*			*	*		
20		*		*	*		
21	*	*		*	*		*
22			*	*	*		
23	*		*	*	*		*
24		*	*	*	*		*
25	*	*	*	*	*		
26	*					*	*
27		*				*	*
28	*	*				*	
29			*			*	*
30	*		*			*	
31		*	*			*	

The ECC encoding corresponds to that shown in the Xilinx Application Note, *Single Error Correction and Double Error Detection* [Ref 2], but is shown here in its optimized form.



The need to store the ECC increases the block RAM utilization depending on block RAM data size and which FPGA family is used. The overhead is listed in Table 3-2.

Table 3-2: ECC Block RAM Overhead

Block RAM Data Size	ECC Overhead for Spartan-3, Spartan-6 and Virtex-4 Families	All Other Families
2 kB	100%	Not Applicable <sup>(1)</sup>
4 kB	50%	100%
8 kB	25%	50%
16 kB and larger	25%	25%

<sup>1.</sup> Minimum size is 4K

A set of optional registers in the LMB BRAM Interface Controller controls the operation of the ECC logic. The registers are accessed through either a PLBv46 or an AXI4-Lite slave interfaces. The slave interfaces are connected to MicroBlaze DPLB or M\_AXI\_DP ports in a typical system, according to Figure 3-3.

The LMB BRAM Interface Controller requires that the PLBv46/AXI4-Lite bus is synchronous to LMB\_Clk.




Figure 3-3: Typical MicroBlaze System Using ECC

#### **ECC Initialization**

The ECC bits are normally initialized by Data2MEM (See *Data2MEM User Guide* [Ref 4]). However, they can also be initialized by software running on MicroBlaze. The initialization is performed by reading and writing back the complete contents of the block RAM data while ECC checking is suppressed, and then enabling it by writing 1 to the ECC On/Off Register. The ECC checking is disabled when the parameter C\_ECC\_ONOFF\_REGISTER = 1 and the parameter C\_ECC\_ONOFF\_RESET\_VALUE = 0, which causes the initial value in the ECC On/Off Register to be 0.



#### **ECC Use Cases**

The use cases below represent possible system configuration scenarios that the LMB BRAM Interface Controller supports. However, other configurations are possible, since the parameters are individually configurable.

#### Minimal

This system is suitable when area constraints are high, and there is no need for testing of the ECC function, or analysis of error frequency and location. No ECC registers are implemented. Single bit errors are corrected by the ECC logic before being passed to MicroBlaze. Uncorrectable errors are signalled by asserting the LMB SI\_UE signal, which generates an exception in MicroBlaze. Parameter set is C\_ECC = 1.

#### Small

This system should be used when it is required to monitor error frequency, but there is no need for testing of the ECC function. Minimal system with Correctable Error Counter Register added to monitor single bit error rates. If the error rate is too high, the scrubbing rate should be increased to minimize the risk of a single bit error becoming an uncorrectable double bit error. Parameters set are C\_ECC = 1 and C\_CE\_COUNTER\_WIDTH = 10.

#### **Typical**

This system represents a typical use case, where it is required to monitor error frequency, as well as generating an interrupt to immediately correct a single bit error through software. It does not provide support for testing the ECC function.

This is a small system with the addition of Correctable Error First Failing registers and a Status register. A single bit error latches the address for the access into the Correctable Error First Failing Address Register and sets the CE\_STATUS bit in the ECC Status Register. An interrupt is generated, triggering MicroBlaze to read the failing address and then perform a read followed by a write on the failing address. This removes the single bit error from the block RAM, thus reducing the risk of the single bit error becoming a uncorrectable double bit error. Parameters set are C\_ECC = 1, C\_CE\_COUNTER\_WIDTH = 10, C\_ECC\_STATUS\_REGISTER = 1 and C\_CE\_FAILING\_REGISTERS = 1.

#### Full

This system uses all of the features provided by the LMB BRAM Interface Controller, to enable full error injection capability, as well as error monitoring and interrupt generation. This is a typical system with the addition of Uncorrectable Error First Failing registers and Fault Injection registers. All features switched on for full control of ECC functionality for system debug or systems with high fault tolerance requirements. Parameters set are C\_ECC = 1, C\_CE\_COUNTER\_WIDTH = 10, C\_ECC\_STATUS\_REGISTER = 1, C\_CE\_FAILING\_REGISTERS = 1, C\_UE\_FAILING\_REGISTERS = 1 and C\_FAULT\_INJECT = 1.



## **Clocking**

The LMB BRAM Interface Controller is fully synchronous with all clocked elements clocked with the LMB\_Clk.

The S\_AXI\_CTRL\_ACLK input is not used and should be left unconnected.

The BRAM\_Clk\_A is and output clock used for clocking the LMB BRAM Interface Controller.

## Resets

The LMB\_Rst is the master reset input signal for the LMB BRAM Interface Controller.

The BRAM\_Rst\_A output signal is tied to 0 and could be left unconnected.

The S\_AXI\_CTRL\_ARESETN input is not used and should be left unconnected.

## **Protocol Description**

See the LMB Interface Description timing diagrams in the *MicroBlaze Processor Reference Guide* [Ref 1].



# SECTION II: VIVADO DESIGN SUITE

Customizing and Generating the Core
Constraining the Core



# Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core using the Vivado™ Design Suite.

### **GUI**

The LMB BRAM Interface Controller parameters are divided in two categories: Addresses and ECC. When using Vivado™ IP integrator feature, the addresses and masks are auto-generated.

The Addresses parameter configuration screen is shown in Figure 4-1.




Figure 4-1: Addresses Parameter Tab

- Number of LMB Ports Sets the number of ports available to connect to MicroBlaze™.
- LMB BRAM Base Address Base address of the local memory.
- LMB BRAM High Address High address of the local memory.



 SLMB/SLMB1/SLMB2/SLM3 Address Decode Mask - A mask indicating which address bits the LMB BRAM Interface Controller takes into account when decoding an access.

The ECC parameter configuration screen is shown in Figure 4-2.




Figure 4-2: ECC Parameter Tab

- **Error Correction Code** Enables Error Correction Code, to correct single bit errors and detect double bit errors.
- Select Interconnect Can be set to None for basic functionality, or AXI to access ECC registers.
- Fault Inject Registers Enable fault inject registers to allow testing of the ECC functionality.
- Correctable Error First Failing Register Enable this register to store the first failing address of a correctable error.
- Uncorrectable Error First Failing Register Enable this register to store the first failing address of an uncorrectable error.
- **ECC Status and Control Register** Enable these registers to read ECC status and control ECC generation.
- ECC On/Off Register Enable this register to be able to toggle ECC functionality.
- ECC On/Off Reset Value Set to 1 to enable ECC or 0 to disable ECC after reset.



- **Correctable Error Counter Register Width** Determines how many correctable errors can be counted. The value 0 means that the register is not implemented.
- **Write Access Setting** Can be set to *Full, Word only* or *None*. Should normally be set to *Full* for Data LMB, and *None* for Instruction LMB.

## **Parameter Values**

To obtain an LMB BRAM Interface Controller that is uniquely tailored a specific system, certain features can be parameterized in the LMB BRAM Interface Controller design. This allows you to configure a design that only uses the resources required by the system, and operates with the best possible performance. The features that can be parameterized in Xilinx LMB BRAM Interface Controller designs are shown in Table 4-1.

Table 4-1: LMB BRAM Interface Controller Parameters

Parameter Name	Feature/Description	Allowable Values	Default Value	VHDL Type	
Basic Parameters					
C_BASEADDR	LMB BRAM Base Address	Valid Address Range <sup>(2)</sup>	None <sup>(1)</sup>	std_logic_vector	
C_HIGHADDR	LMB BRAM HIGH Address	Valid Address Range <sup>(2)</sup>	None <sup>(1)</sup>	std_logic_vector	
C_MASK	LMB Decode Mask	Valid decode mask for SLMB <sup>(3)</sup>	0x00800000	std_logic_vector	
C_MASK1	LMB Decode Mask	Valid decode mask for SLMB1 <sup>(3)</sup>	0x00800000	std_logic_vector	
C_MASK2	LMB Decode Mask	Valid decode mask for SLMB2 <sup>(3)</sup>	0x00800000	std_logic_vector	
C_MASK3	LMB Decode Mask	Valid decode mask for SLMB3 <sup>(3)</sup>	0x00800000	std_logic_vector	
ECC Parameters					
C_ECC	Implement Error Correction and Detection	0=No ECC 1=ECC	0	integer	
C_INTERCONNECT <sup>(4)</sup>	Select type of register access interface	0=No interface 2=AXI4-Lite	0	integer	
C_FAULT_INJECT <sup>(4)</sup>	Implement Fault Injection registers	0=No fault inject register 1=Fault inject registers	0	integer	



Table 4-1: LMB BRAM Interface Controller Parameters (Cont'd)

Parameter Name	Feature/Description	Allowable Values	Default Value	VHDL Type
C_CE_FAILING_REGISTERS <sup>(4)</sup>	Implement First Failing Address, Data and ECC registers for correctable error	0=No CE failing registers 1=CE failing registers	0	integer
C_UE_FAILING_REGISTERS <sup>(4)</sup>	Implement First Failing Address, Data and ECC registers for uncorrectable error	0=No UE failing registers 1=UE failing registers	0	integer
C_ECC_STATUS_REGISTERS <sup>(4)</sup>	Implement status and interrupt registers	0=Interrupt not generated and no status register 1=Interrupt available and status register	0	integer
C_ECC_ONOFF_REGISTER <sup>(4)</sup>	Implement register to enable/disable ECC checking	0=ECC checking is always enabled 1=ECC checking is controlled by the value in this register	0	integer
C_ECC_ONOFF_RESET_VALUE <sup>(4)</sup> )	Selects reset value for ECC On/Off Register	0=ECC On/Off Register is initialized to 0 at reset 1= ECC On/Off Register is initialized to 1 at reset	1	integer
C_CE_COUNTER_WIDTH <sup>(4)</sup>	Correctable Error Counter width	0=No CE Counter 1-31=Width of CE Counter	0	integer
C_WRITE_ACCESS <sup>(4)</sup>	LMB access types	0=No LMB write 1=Only 32-bit word write 2=8-, 16- and 32 bit writes	2	integer

#### **Notes:**

- 1. No default value is specified for BASEADDR and HIGHADDR to ensure that the actual value is set; if the value is not set, a compiler error is generated. These generics must be a power of 2. BASEADDR must be a multiple of the range, where the range is HIGHADDR BASEADDR +1.
- 2. The range specified by BASEADDR and HIGHADDR must comprise a complete, contiguous power-of-two range, such that range =  $2^n$ , and the n least significant bits of BASEADDR must be zero.
- 3. The decode mask determines which bits are used by the LMB decode logic to decode a valid access to LMB.
- 4. Parameter value is don't care unless parameter C\_ECC = 1



### C\_ECC

Unless error correction and detection is enabled, all ECC related parameters are 'don't care'.

### **C INTERCONNECT**

When error correction and detection is enabled (C\_ECC = 1) and any register parameters are enabled, an interface to access the registers is needed. The register access interface may be either of PLBv46 or AXI4-Lite type. The parameters related to PLBv46 and AXI4-Lite are 'don't care' unless enabled by the value of C\_INTERCONNECT.

### **C\_ECC\_STATUS\_REGISTERS**

This parameter enables the ECC Status Register and the ECC Interrupt Enable Register and the generation of the external Interrupt signal.

## **Parameter - Port Dependencies**

The width of many of the LMB BRAM Interface Controller signals depends on the number of memories in the system and the width of the various data and address buses. The dependencies between the LMB BRAM Interface Controller design parameters and I/O signals are shown in Table 4-2.

Table 4-2: Parameter-Port Dependencies

Parameter Name	Ports (Port width depends on parameter)
C_ECC	BRAM_WEN_A, BRAM_Din_A, BRAM_Dout_A

## **Programming Model**

### Supported Memory Sizes

For supported block RAM memory sizes, see the *IP Processor Block RAM (BRAM) Block* (v1.00.a) data sheet [Ref 3].

### **Example Base Address, High Address Specifications**

The base address (C\_BASEADDR) and high address (C\_HIGHADDR) must specify a valid range for the block RAM that is attached to the LMB BRAM Interface Controller. The range (C\_HIGHADDR-C\_BASEADDR) specified by the Offset Address and Range in Vivado IP integrator must be equal to  $2^n$  bytes, where n is a positive integer and  $2^n$  is a valid memory



size as shown above. In addition, the n least significant bits of C\_BASEADDR must be equal to 0.

## **LMB Timing**

See the MicroBlaze Bus Interfaces chapter in the *MicroBlaze Processor Reference Guide* [Ref 1] for details on the transaction signaling.

## **Output Generation**

The following files are generated by the IP in Vivado IP Integrator.

- Verilog/VHDL template,
- VHDL source files
- VHDL wrapper file in the library work



# Constraining the Core

## **Required Constraints**

There are no required constraints for this core.

## Device, Package, and Speed Grade Selections

There are no Device, Package or Speed Grade requirements for this core.

## **Clock Frequencies**

There are no specific clock frequency requirements for this core.

## **Clock Management**

The LMB BRAM Interface Controller is fully synchronous with all clocked elements clocked by the LMB\_Clk input.

To operate properly when connected to MicroBlaze, the LMB\_Clk must be the same as MicroBlaze Clk.

## **Clock Placement**

There are no specific Clock placement requirements for this core.



## **Banking**

There are no specific Banking rules for this core.

## **Transceiver Placement**

There are no Transceiver Placement requirements for this core.

# I/O Standard and Placement

There are no specific I/O standards and placement requirements for this core.



# SECTION III: ISE DESIGN SUITE

Customizing and Generating the Core
Constraining the Core



# Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core using the ISE® Design Suite.

#### **GUI**

The LMB BRAM Interface Controller parameters are divided in five categories: Addresses, LMB, ECC, SPLB\_CTRL and S\_AXI\_CTRL. The Addresses parameter category is shown in Figure 6-1.




Figure 6-1: Addresses Parameter Category



- LMB BRAM Base Address Base address of the local memory.
- LMB BRAM High Address High address of the local memory.
- SLMB/SLMB1/SLMB2/SLM3 Address Decode Mask A mask indicating which address bits the LMB BRAM Interface Controller takes into account when decoding an access.

The LMB parameter category is shown in Figure 6-2.




Figure 6-2: LMB Parameter Category

- Number of LMB Ports Sets the number of ports available to connect to MicroBlaze™.
- LMB Address Bus Width The number of bits in the address bus. Fixed to 32.
- LMB Data Bus Width The number of bits in the data bus. Fixed to 32.



The ECC parameter category is shown in Figure 6-3.




Figure 6-3: ECC Parameter Category

- **Error Correction Code** Enables Error Correction Code, to correct single bit errors and detect double bit errors.
- Select Interconnect Can be set to None for basic functionality, or AXI to access ECC registers.
- **Fault Inject Registers** Enable fault inject registers to allow testing of the ECC functionality.
- Correctable Error First Failing Register Enable this register to store the first failing address of a correctable error.



- **Uncorrectable Error First Failing Register** Enable this register to store the first failing address of an uncorrectable error.
- **ECC Status and Control Register** Enable these registers to read ECC status and control ECC generation.
- **ECC On/Off Register** Enable this register to be able to toggle ECC functionality.
- ECC On/Off Reset Value Set to 1 to enable ECC or 0 to disable ECC after reset.
- **Correctable Error Counter Register Width** Determines how many correctable errors can be counted. The value 0 means that the register is not implemented.
- **Write Access Setting** Can be set to *Full, Word only* or *None*. Should normally be set to *Full* for Data LMB, and *None* for Instruction LMB.

The SPLB\_CTRL and S\_AXI\_CTRL categories allow setting bus interface specific parameters, in particular the base address and high address of the ECC registers.

### **Parameter Values**

To obtain an LMB BRAM Interface Controller that is uniquely tailored a specific system, certain features can be parameterized in the LMB BRAM Interface Controller design. This allows you to configure a design that only uses the resources required by the system, and operates with the best possible performance. The specific features that can be parameterized in Xilinx LMB BRAM Interface Controller EDK designs are shown in Table 6-1. See SECTION II: VIVADO DESIGN SUITE, Chapter 4, Customizing and Generating the Core for additional parameters.

Table 6-1: EDK LMB BRAM Interface Controller Parameters

Parameter Name	Feature/Description	Allowable Values	Default Value	VHDL Type
Basic Parameters				
C_LMB_AWIDTH	LMB Address Bus Width	32	32	integer
C_LMB_DWIDTH	LMB Data Bus Width	32	32	integer
PLB Parameters				
C_SPLB_CTRL_BASEADDR <sup>(3)</sup>	PLB Base Address	Valid Address <sup>(2)</sup>	None <sup>(1)</sup>	std_logic_vector
C_SPLB_CTRL_HIGHADDR <sup>(3)</sup>	PLB High Address	Valid Address <sup>(2)</sup>	None <sup>(1)</sup>	std_logic_vector
C_SPLB_CTRL_AWIDTH <sup>(3)</sup>	PLB least significant address bus width	32	32	integer
C_SPLB_CTRL_DWIDTH <sup>(3)</sup>	PLB data width	32, 64, 128	32	integer



Table 6-1: EDK LMB BRAM Interface Controller Parameters (Cont'd)

Parameter Name	Feature/Description	Allowable Values	Default Value	VHDL Type
C_SPLB_CTRL_P2P <sup>(3)</sup>	Selects point-to-point or shared bus topology	0 = Shared Bus Topology 1 = Point-to-Point Bus Topology	0	integer
C_SPLB_CTRL_MID_WIDTH <sup>(3)</sup>	PLB Master ID Bus Width	log <sub>2</sub> (C_SPLB_CTRL _NUM_MASTERS) with minimum value of 1	1	integer
C_SPLB_CTRL_NUM_MASTERS <sup>(3)</sup>	Number of PLB Masters	1 - 16	1	integer
C_SPLB_CTRL_SUPPORT_BURSTS <sup>(3)</sup>	Support Bursts	0	0	integer
C_SPLB_CTRL_NATIVE_DWIDTH <sup>(3)</sup>	Width of the Slave Data Bus	32	32	integer
AXI Parameters				
C_S_AXI_CTRL_BASEADDR <sup>(4)</sup>	AXI Base Address	Valid Address <sup>(2)</sup>	None <sup>(1)</sup>	std_logic_vector
C_S_AXI_CTRL_HIGHADDR <sup>(4)</sup>	AXI High Address	Valid Address <sup>(2)</sup>	None <sup>(1)</sup>	std_logic_vector
C_S_AXI_CTRL_ADDR_WIDTH <sup>(4)</sup>	AXI address bus width	32	32	integer
C_S_AXI_CTRL_DATA_WIDTH <sup>(4)</sup>	AXI data bus width	32	32	integer
C_S_AXI_CTRL_PROTOCOL <sup>(4)</sup>	AXI interface type	AXI4LITE	AXI4LITE	string

#### **Notes:**

- 1. No default value is specified for BASEADDR and HIGHADDR to ensure that the actual value is set; if the value is not set, a compiler error is generated. These generics must be a power of 2. BASEADDR must be a multiple of the range, where the range is HIGHADDR BASEADDR +1.
- 2. The range specified by BASEADDR and HIGHADDR must comprise a complete, contiguous power-of-two range, such that range = 2<sup>n</sup>, and the n least significant bits of BASEADDR must be zero.
- 3. Parameter value is don't care unless parameter C\_INTERCONNECT = 1 (PLBv46)
- 4. Parameter value is don't care unless parameter C\_INTERCONNECT = 2 (AXI4-Lite)

## **Parameter - Port Dependencies**

The width of many of the BRAM Interface Controller signals depends on the number of memories in the system and the width of the various data and address buses. The dependencies between the LMB BRAM Interface Controller design parameters and I/O signals are shown in Table 6-2.

Table 6-2: Parameter-Port Dependencies

Parameter Name	Ports (Port Width Depends on Parameter)
C_LMB_AWIDTH	LMB_ABus
C_LMB_DWIDTH	LMB_BE, LMB_WriteDBus, SI_DBus, BRAM_WEN_A, BRAM_Din_A, BRAM_Dout_A



Table 6-2: Parameter-Port Dependencies (Cont'd)

Parameter Name	Ports (Port Width Depends on Parameter)	
C_SPLB_CTRL_MID_WIDTH	SPLB_CTRL_PLB_masterID	
C_SPLB_CTRL_DWIDTH	SPLB_CTRL_PLB_BE, SPLB_CTRL_PLB_wrDBus, SPLB_CTRL_SI_rdDBus	
C_SPLB_CTRL_NUM_MASTERS	SPLB_CTRL_SI_MBusy, SPLB_CTRL_SI_MWrErr, SPLB_CTRL_SI_MRdErr, SPLB_CTRL_SI_MIRQ	
C_ECC	BRAM_WEN_A, BRAM_Din_A, BRAM_Dout_A	

### **Programming Model**

#### **Supported Memory Sizes**

For supported block RAM memory sizes, see IP Processor Block RAM (BRAM) Block (v1.00.a) [Ref 3].

#### **Example Base Address, High Address Specifications**

The base address (C\_BASEADDR) and high address (C\_HIGHADDR) must specify a valid range for the block RAM that is attached to the LMB BRAM Interface Controller. The range (C\_HIGHADDR-C\_BASEADDR) specified by the high address and the base address must be equal to  $2^n$  bytes, where n is a positive integer and  $2^n$  is a valid memory size as shown in Table 6-3. In addition, the n least significant bits of C\_BASEADDR must be equal to 0.

Table 6-3: Example Address Range Specifications

Memory Size (Bytes)	C_BASEADDR	C_HIGHADDR
8 K	0x24000000	0x24001FFF
16 K	0×E0000000	0xE0003FFF
32 K	0x3FF00000	0x3FF07FFF
64 K	0x82000000	0x8200FFFF
128 K	0xB0000000	0xB001FFFF
256 K	0xC0000000	0xC003FFFF

### **LMB Timing**

See the MicroBlaze Bus Interfaces chapter in the *MicroBlaze Processor Reference Guide* [Ref 1] for details on the transaction signaling.





# Constraining the Core

See SECTION II: VIVADO DESIGN SUITE, Chapter 5, Constraining the Core.



# SECTION IV: APPENDICES

Application Software Development Additional Resources



# **Application Software Development**

### **Device Drivers**

The LMB BRAM Interface Controller is supported by the block RAM (BRAM) driver, included with Xilinx Software Development Kit.



### Additional Resources

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm.

#### **Solution Centers**

See the <u>Xilinx Solution Centers</u> for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

### References

These documents provide supplemental material useful with this user guide:

- 1. MicroBlaze Processor Reference Guide (PG081)
- 2. Xilinx Application Note, Single Error Correction and Double Error Detection (XAPP645)
- 3. IP Processor Block RAM (BRAM) Block (v1.00.a) (DS444)
- 4. Data2MEM User Guide (UG658)



### **Technical Support**

Xilinx provides technical support at <a href="www.xilinx.com/support">www.xilinx.com/support</a> for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

See the IDS Embedded Edition Derivative Device Support web page (<a href="www.xilinx.com/ise/">www.xilinx.com/ise/</a> embedded/ddsupport.htm) for a complete list of supported derivative devices for this core.

### **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
07/25/12	1.0	Initial Xilinx release. This Product Guide is derived from DS452.

### **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications:

http://www.xilinx.com/warranty.htm#critapps.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.