LYR178-101D (SDSP Development Platform)

RefDes	Qty	Description	Value	Part Number	MRP
PCB1	1	Printed Circuit Board	N/A	LYR178-101D	690-274-D
BOM1	1	IC 512 Mb, 667Mhz, DDR2 SODIMM 200p +1.8V, non ECC, Unbuffered ROHS=OK	N/A	MT4HTF6464HY-667E	1 209-047
BOM2	1	Compact Flash 256MB	N/A	CF256-12-251 256MB	872-004

REVISION HISTORY

Date	Description	Revision	
2007-07-04	Remove EXP interface and replace it with a second FMC interface	0.90	
2007-07-04	Add an adjustable power module to power the second FMC module VIO	0.90	
2007-07-05	Add a separate trace for DDR2 CKE1 signals and an additionnal 4.75K pulldown	0.90	
2007-07-05	Add terminations on DQs signals close to fpga	0.90	
2007-07-05	Add 4.7pF between clocks signals	0.90	
2007-07-05	Change DVI AVDD supply to +3.6V	0.90	
2007-07-05	Add a 1.0K serie resistor to terminate DVI_DETECT close to DVI connector	0.90	
2007-07-05	Add resistors on U6 pins 41, 42, 43 and 46 to make possible the use of both CH7301 or CH7303	0.90	
2007-07-05	Add 2 FMC connectors for Power Analysis	0.90	
2007-07-25	Add a second LCD as a dual footprint	0.91	
2007-08-02	Change FMC Presence Pull-Up for 1Kohm	0.92	
2007-08-02	Remove Mictor connector and shroud	0.92	
2007-08-02	Connect LA17 and LA28 signals of FMC Site 2 to GCLK FPGA pins	0.92	
2007-08-02	Use FPGA LHCLK pins to connect FMC site 1 CLK_M2C, LA17 and LA28 signals	0.92	
2007-08-02	POWER_GOOD signals disconnected from FPGA	0.92	
2007-08-21	Change Input Voltage to +5V instead of +12V	0.93	
2007-08-21	Add a switcher to supply 12V@2A from +5V input	0.93	
2008-01-30	Change clock generator U26 text comment for 125MHz instead of 200MHz and 31.25MHz instead of 33MHz 0.94		

TABLE OF CONTENTS

PAGE 1 THIS PAGE

PAGE 2 ETHERNET

PAGE 3 AUDIO

PAGE 4 VIDEO

PAGE 5 USB+SYSTEMACE+CPLD

PAGE 6 DDR2

PAGE 7 SRAM+FLASH

PAGE 8 LCD+FAN+CLOCKS+RESET+PS2

PAGE 9 POWER 1


PAGE 10 POWER 2


PAGE 11 FPGA 1


PAGE 12 FPGA_2


PAGE 13 FPGA POWER


PAGE 14 FMC#1+FMC#2

































| Spartan-3A SDSP Board | Spar



G

