

* ARM GCC inline assembly.

- Inline assembly Code is used to write assembly Code inside a 'C' Program.
- must follow Compiler Syntax.
- GCC inline assembly Code Syntax:

ie: Assembly Instruction: `MOV R0, R1`

Inline Assembly:

--asm volatile ("MOV R0, R1");
 optional ↓
 type qualifier
 to Cancel optimisation
 [optional].

[ex] Assembly Code of 4 Instruction:

```

LDR R0, [R1]    // Load Reg.
LDR R1, [R2]
ADD R0, R1
STR R0, [R2]    // Store Reg.
    
```

```

--asm volatile ("LDR R0, [R1]\n\t",
               "LDR R1, [R2]\n\t",
               ... );
    
```


* why use inline assembly?

- 1] Move Content of C Variable data into ARM registers like R0, R1, ...
- 2] Move ~~register~~ Content of CONTROL Register to C variable


`LDR Rt, [Rn]`

Load Register Destination Register [Register holding memory Address]


■ `LDR R0, [R1]`



■ `STR R0, [R1]`



■ `ADD R0, R1, R2`



[ex] * load 2 values from memory, Add them and store the result back to the memory using inline assembly Ins.

1] Put Inside R0 address: 0X20001000
`LDR R0, =#0X20001000`
 Immediate

2] Put Inside R1 address: 0X20001004
`LDR R0, =#0X20001004`

3] Load value from address

stored inside R0 inside R2

`LDR R2, [R0]`

`LDR R0, [R1]`


`ORR R0, R2, R0`
`ADD`

4] Add R0 & R2 & store inside R0

`ADD R0, R2`

5] Store the result inside 0X20001004

6] `STR R0, [R1]`



General Form of inline assembly instruction:

-- asm volatile ("Code": O/P operand: I/P operand: clobber List);

mnemonic
O/P operand Separated by Comma (الى بكتبة)
Input operand Separated by Comma (الى بقرامنه)

used to tell Compiler about modification done by Code

Ex move content of CONTROL register to C variable:

u32 var_CTR;

-- asm volatile("MRS %0, CONTROL :
: " =r " (var_CTR): :);

I/O operands & Constraint Strings:

1- Each Input output operand is described by a Constant string followed by a C expression in round brackets.

Syntax: "Constraint string" (C expression)

2- This is a procedure to mix processor Register & C variables:

Constraint string = Constraint Character + Constraint Modifier

Ex Move Content of C variable (var) to R0

-- asm volatile ("mov R0, %0" : "r" (var));

Ex -- asm volatile ("LDR R0, [%0]" : "r" (&var));

-- asm volatile ("STR [%0], R0" : "r" (&var));

r: Constraint string used to instruct the Compiler to use register in data manipulation

0% → refer to 1st operand

1% → // // 2nd //

=r → output operand register

* In Special Register we Used 2 Instruction only

~~MRS~~ → move Register Special

~~MRS~~ → move Special Register

MSR → move Register to Special

MRS → move Special to Register

Reset Sequence of the Processor

Reset Types:

1] **System Reset**: Reset All memory & periph. expect RCC & Backup domain Registers.

- 1- Reset Button
- 2- Peripherals Generate reset:

- a- Watch dog Timer
- b- Brown out Detector

- 3- SW Reset.

2] **Power Reset**: Reset All memory & periph. Expect Backup domain Registers.
→ Power on, off Cycle.

3] **Backup domain Reset**: Reset all Backup domain Registers.
→ Power off, on of External Battery.

What happens when MCU undergoes Reset?

1] The PC is Loaded with the value 0x0

2] The processor Loads the value @ memory Location 0x00000000 into MSP (main stack pointer).

∴ $MSP = \text{value @ address } 0x00000000$

∴ Processor first initializes the stack Pointer.


3] The processor Loads value @ memory Location 0x00000004 into PC, that value is actually the address of the reset Handler.

4] So now PC jumps to the reset handler & start Execution.

5] A reset handler is just C or asm. function written by you to carry out any initialization required.

6] From reset handler you call your main Function of the App.

Visual Example.



1] after Reset, $PC = 0x00000000$


2] Processor Read value @ Location 0 into MSP, $MSP = 0x20008000$

3] The PC increments one step (4B) to address 0x00000004


4] The PC is Loaded with value inside 0x00000004

∴ $PC = 0x08001000$

5] now processor jumps to this address start Execution.



** Flash memory start with vector table @ address 0, so first Location in vector table contain MSP Initial address, 2nd Location contains reset Handler address.



**** Access Level & T-bit ****

recall that when processor is in unprivileged mode, it can't access some processor registers, accessing them will cause processor fault exception.

*** T-Bit of the EPSR ***

- 1) Various ARM processor support ARM & Thumb instructions, that means the ability to switch between ARM & Thumb state.
- 2) Processor must be in ARM state to execute instruction from ARM set, and in Thumb state to execute inst. from Thumb set.
- 3) if (T) bit is set, processor thinks that the next instruction which it is about to execute is from Thumb set, if it is cleared (0) it thinks it is about to execute from ARM set.
- 4) Cortex Mx processor doesn't support ARM state, hence T-bit must be always (1), failing to maintain this is illegal, & will result in usage fault exception.
- 5) The LSB [bit 0] of PC is linked to this T-bit, when you load a value or an address into PC the ~~LSB~~ bit (0) of this value is loaded into T-bit.

4) Hence, any address you place into PC must have its 0th bit as (1)

7) This is taken care by compiler, need ~~to~~ not worry most time but you should be careful when you write direct to PC or initialising function pointer with a raw address.

//

Ex: if we want declarative pointer to function & pass address of another func:

`void (ptr*)(void) = 0x8000...`

X X ↑

`void (ptr*)(void) = 0x80000 + 1`


✓

Bit Banding:

- 1- Capability to address a single bit of a memory address
- 2- This feature is optional, mcu manufacturer may support it may not support it, refer Data Sheet.
- 3- If you have 1KB memory, each byte has address, Then you have 1024 location (different) to read byte @ address 0x20000000. This is called byte accessing

→ using instruction LDRB

LDRB R0, [R1]



→ what if we want to Read 2 B:

using LDRH ⇒ Load Half word

→ what if we want to Read 4B:

Using LDR ⇒ word accessing:

* what if we want to read 1 bit or 4b for ex?

→ This is half byte accessing, not support. You will have to read one byte, modify then write back.

Bit Banding Can allow you to address individual bits [bit addressing feature]

→ without Bit Banding, if you want to Set bit(0) in memory:

LDR R0, [R1]

ORR R0, #1

STR R0, [R1]

* with Bit banding:

→ STR #1, [AA]


↳ alias address of the bit address

→ Bitbanding Can be allowed on SRAM, Peripheral region, each region has 1MB bit band region.

→ Access the bit banding region using bit band Alias

→ For SRAM: bit band region starts @ 0x20000000

→ bit band Alias start @ 0x22000000



* Bit Banding Provides atomic operations to bit data as accessing happens in one instruction.

* Calculating of bitband Alias Address

General formula:

$$\text{Alias address} = \text{Alias Base} + \text{bit pos} \times 4 + 32 \times (\text{Bit Band Memory} - \text{bit band base})$$

(Ex) 7th bit of memory location 0x20000000
Alias address = 0x20000000 + (7 * 4) + 32 (0x20000200 - 0x20000000)