

12 Move Market Content of CONTROL

Register to C variable


M8 STR RO, [M]

5 Store The result Iside ox 2000/04

ADD Ro, RZ

0x 2000 00

Scanned with CamScanner



- Reset Sequence of the Processor
 - Reset Types:
 - J System Reset: Reset All memory & Periph.
 expect RCC & Backup
 domain Registers.
 - 1- reset Button
- 2-peripherals generate rest:
 - a-watch dog Timer b- Brown out Detector
- 3 SW Reset.
- 2 Power Reset : reset All memory & periph. -> Power on, off Cycle, registers!
- Backup domain Reset: peckup dom
- -> Power off, on of External Battery.
- I) The PC is Loaded with the value 0x0
- 2) The Processor Loads the value @ memory Location 0x00000000
 - into MSP (main stack pointer).
 - .: MSP = Value @ address oxoooooo
- .. Processor first initializes the stack Pointer.
- 3 The Processor Loads Value @ memory Location 0x00000004 into PC, that value is actually the address of the reset Handler.
- 4 so now pc jumps to the rest handler & Start Excution.
- 5 a Rest handler is just c or asm. function written by you to any out any Initilization required.

6 from reset handler you call Your main Function of the APP.


visual Example. reset RAM Add. r-Flash address

Mafter Reset, PC=0x0000000


- 2 Processor Read Value @ Location 0 into MSP, MSP=0X20008000
- 3 The PC increments one step (4B) to address oxocoon4
- ATThe PC is Loaded with a value inside 0x00000004

.. Pc =0x08001000

■ what happens when Mcu undergoes Reset? 15 how processor Tumps to this address Statt Execution.



** Flash memory Start with Vector table @ address 0,50 first Location in vector table Ontain MSP Initial address, 2nd Location Contains reset Handler address.



Scanned with CamScanner

* * Access Level & T-bit **

recall that when processor is in unplikinged mode, it can't access Some processor Registers, Accessing them will cause processor fault exception.

* T-Bit of the EPSR *

W Various ARM processor support ARM & Thumb Instructions, that means the ability to switch between ARM & Thumb State.

Processor must be in ARM state to EXEcute instruction from ARM set and in Thumb state to execute inst. from Thumb Set.

If (T) bit is set, processor think
that the Next Instruction which
it is about to Execute is from
Thumb Set, if it is Cleared (o)
it thinks it is about to Execute
from ARM Set.

ARM State, Hence T-bit must be always (1), failing to maintain this is illegal, & will result in Usage fault Exception.

The LSB [bito] of PC is Linked to this T-bit, when you load a Value or an address into PC The TABA bit (0) of this Value is loaded into T-bit.

Hence, Any address, you place into pc must have its oth bit as (1)

This is taken Care by Compiler need to not worry most Time but you should be Casful when you write direct to poor initialising funtion pointer with a raw address.


1/2500

Ex: If we want declearation Printer to Function & Pass address of another func

void (fptrx) (void)=0xxxxxxx

1+000080X 0=(biov)(*++++1) bior

11



STR Ro, [R1]

+ 32 (0x2000200-0x200