



	1	2	3	4	5	6
A	Sheet: FPGA <div></div> <div>File: FPGA.sch</div>		Sheet: MCU <div></div> <div>File: MCU.sch</div>			
B	Sheet: POWER <div></div> <div>File: Power.sch</div>		Sheet: LOGIC <div></div> <div>File: LOGIC.sch</div>			
C	Sheet: IO <div></div> <div>File: IO.sch</div>					
D						
	1	2	3	4	5	6

Sheet: / File: ice40_dev.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.9)-1		Id: 1/6






Sheet: /POWER/
File: Power.sch


Title:


Size: A4
KiCad E.D.A. kicad (5.1.9)-1

Date:

Rev:
Id: 3/6







Sheet: /LOGIC/
File: LOGIC.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.1.9)-1

Date:

Rev:
Id: 6/6