# UM–SJTU JOINT INSTITUTE INTRODUCTION TO COMPUTER ORGANIZATION (VE370)

PROJECT 2 INDIVIDUAL REPORT

Zhan Yuhong ID: 518021910565

Date: November 12, 2020

## 1 Introduction

In Project 2, we are required to model a single cycle processor in Verilog HDL. I use the MIPS assembly program provided by TAs to verify that the processor can execute those instructions continuously and correctly.




Figure 1: Single cycle implementation of MIPS architecture<sup>[1]</sup>

The graph above is the single cycle implementation of MIPS architecture, but there are some extra MIPS instructions added such as "andi" "bne".

# 2 Screen shots of simulation results for each type of instruction

## 2.1 addi \$t0, \$zero, 0x20

```
0, Clock = 0, PC = 00000000
Time:
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
[$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
              10, Clock =
Time:
                                     1, PC = 000000004
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000000, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 2: addi

addi \$t0, \$zero, 0x20

#### 2.2 and \$s0, \$t0, \$t1

```
20, Clock = 2, PC = 00000008
Time:
[\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
              30. Clock =
                                    3. PC = 00000000c
Time:
[\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 3: and

and \$s0, \$t0, \$t1

#### 2.3 or \$s0, \$t0, \$t1

```
30, Clock = 3, PC = 0000000c
Time:
[\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
             40, Clock =
                                     4, PC = 00000010
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

Figure 4: or

or \$s0, \$t0, \$t1

#### 2.4 sw \$s0, 4(\$zero)

```
40. Clock =
Time:
                                    4, PC = 00000010
                     [\$s1] = 0x000000000, [\$s2] = 0x000000000
[$s0] = 0x00000037,
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
Time:
              50, Clock =
                                     5, PC = 00000014
[$s0] = 0x00000037,
                     [\$s1] = 0x000000000, [\$s2] = 0x000000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
```

Figure 5: sw

sw \$s0, 4(\$zero)

Since I don't display the content of data memory, the result of sw instruction should be showed in the following lw part.

#### 2.5 lw \$s1, 4(\$zero)

```
Time:
             90, Clock =
                                 9. PC = 00000024
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
[\$s3] = 0x000000000, \ [\$s4] = 0x000000000, \ [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
Time:
            100. Clock =
                                 PC = 00000028
[$s0] = 0x00000037, [$s1] = 0x00000037,
                                      [$s2] = 0xffffffe9
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

Figure 6: lw

lw \$s1, 4(\$zero)

#### 2.6 add \$s1, \$t0, \$t1

```
Time:
             60, Clock =
                                 6, PC = 00000018
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
[\$s3] = 0x00000000, \overline{[\$s4]} = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
Time:
             70. Clock =
                                   7. PC = 00000001c
[\$s0] = 0x00000037, [\$s1] = 0x00000057,
                                      [$s2] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 7: add

add \$s1, \$t0, \$t1

#### 2.7 sub \$s2, \$t0, \$t1

```
70, Clock =
Time:
                                    7, PC = 0000001c
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x000000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
              80, Clock =
                                     8, PC = 00000020
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
```

Figure 8: sub

sub \$s2, \$t0, \$t1

#### 2.8 beq \$\$1, \$\$2, error0 (not branch)

```
80. Clock =
Time:
                                  8, PC = 00000020
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
[\$s3] = 0x000000000, [\$s4] = 0x000000000,
                                      [$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
Time:
             90, Clock =
                                  9, PC = 00000024
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 9: beq (not branch)

beq \$s1, \$s2, error0

#### 2.9 andi \$s2, \$s1, 0x48

```
100, Clock = 10, PC = 00000028
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
Time:
             110, Clock =
                                    11. PC = 00000002c
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 10: andi

andi \$s2, \$s1, 0x48

#### 2.10 slt \$s4, \$s2, \$s1 (Last)

```
Time:
            140, Clock =
                                  14, PC = 00000038
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
Time:
             150. Clock =
                                    PC = 0000003e
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000001,
                                         [$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

Figure 11: slt

slt \$s4, \$s2, \$s1 (Last)

## 2.11 j Last

```
170, Clock =
                                    17, PC = 00000044
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
             180, Clock =
                                    18, PC = 00000038
Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 12: j

j Last

## 2.12 beq \$s4, \$0, EXIT (branch)

```
PC = 0000003c
Time:
             190, Clock =
[\$s0] = 0x00000037, [\$s1] = 0x00000037,
                                          [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000,
                                          [$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000,
                                          [$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000,
                                          [$t3] = 0x000000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x000000000, [$t8] = 0x000000000,
                                          [$t9] = 0x000000000
Time:
             200, Clock =
                                     20,
                                         PC = 00000007c
[\$s0] = 0x00000037, [\$s1] = 0x00000037.
                                          [$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000,
                                          [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000,
                                          [$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

Figure 13: beq (branch)

beq \$s4, \$0, EXIT

#### 2.13 bne *s*0,**t**0, EXIT (not branch)

```
30. Clock =
                                      3, PC = 0000000c
Time:
                    [\$s1] = 0x000000000, [\$s2] = 0x000000000
[$s0] = 0x00000020,
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000,
                                          [$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
              40. Clock =
                                         PC = 000000010
Time:
[\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
```

Figure 14: bne (not branch)

bne \$s0, \$t0, EXIT

#### **2.14 bne** *s*0,**t**0, **EXIT** (**branch**)

```
PC = 00000014
Time:
               50, Clock =
                     [\$s1] = 0x000000000, [\$s2] = 0x000000000
[\$s0] = 0x00000037.
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000,
                                           [$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
               60. Clock =
                                         PC = 000000004
Time:
                     [\$s1] = 0x000000000, [\$s2] = 0x000000000
[$s0] = 0x00000037.
[\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000,
                                           [$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

Figure 15: bne (branch)

bne \$s0, \$t0, EXIT

#### 3 Testcase

#### 3.1 single\_bonus.txt (addi to beq)

```
001100100011001000000000001001000 //andi $s2, $s1, 0x48
  000100100011001000000000000001001 //bea $s1, $s2, error1
  000100100001001100000000000001010 //beg $s0, $s3, error2
  00000010010100011010000000101010 //slt $s4, $s2, $s1 (Last)
  00010010100000000000000000001111 //beg $s4, $0, EXIT
16
  0000001000100000100100000100000 //add $s2, $s1, $0
17
  00001000000000000000000000001110 //j Last
18
  0010000000100000000000000000 //addi $t0, $0, 0(error0)
19
  001000000001001000000000000000 //addi $t1, $0, 0
20
  0000100000000000000000000011111 //i EXIT
  001000000001000000000000000001 //addi $t0, $0, 1(error1)
  001000000001001000000000000001 //addi $t1, $0, 1
  00001000000000000000000000011111 //i EXIT
24
  25
  0010000000010010000000000000010 //addi $t1, $0, 2
26
  0000100000000000000000000011111 //j EXIT
  00100000000100000000000000011 //addi $t0, $0, 3(error3)
28
  001000000001001000000000000011 //addi $t1, $0, 3
  0000100000000000000000000011111 //j EXIT
  3.2 single_bne.txt (bne)
  001000000001001000000000110111 //addi $t1, $zero, 0x37 (EXIT)
  000000100010011000000000100100 //and $s0, $t0, $t1
  0001011000001000111111111111111111 //bne $s0, $t0, EXIT
  0000000100010011000000000100101 //or $s0, $t0, $t1
  0001011000001000111111111111111111 //bne $s0, $t0, EXIT
```

#### 4 Peer evaluation

Name	Level of contribution	Description of contribution
Yuhong Zhan	5	FPGA implementation, Debug Pipelined blocks,
		Proofread team report
Chenfzhang Lin	5	Debug Pipelined blocks, Write team report
Ruge Xu	5	FPGA implementation, Write team report,
		Debug Pipelined blocks
Yipeng Lin	5	Design Pipelined blocks, Debug Pipelined blocks

Table 1: Peer evaluation

# 5 Reference

 $\label{thm:computer of Computer Organization Project 2. 2020.11.12} \\$ 

[2]IEEE Computer Society, Design Automation Standards Committee, IEEE Standard Verilog Hardware Description Language, The Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue, New York, NY 10016-5997, USA. 28 September 2001.

## 6 Appendix

### 6.1 Verilog source files

```
'timescale 1ns / 1ps
2
   module single_cycle(clk);
3
       input clk;
4
       wire RegDst, beq, bne, jump, MemRead, MemtoReg, MemWrite, ALUSrc,
5
       RegWrite, zero, Branch;
6
7
       wire [1:0] ALUop;
8
       wire [3:0] ALUcontrol;
       wire [4:0] Write_reg;
9
       wire [31:0] PC_in, PC_out, instruction, PC_next, jump_addr, branch_addr,
10
       Read_data1, Read_data2, Write_data, sign_extend, ALU_in, ALU_result, Read_data,
11
       Add1, Add2, branch_out;
12
13
       assign jump_addr = {Add1[31:28], instruction[25:0], 2'b00};
14
15
       Add add1(PC_out, 4, Add1);
16
       Add add2(Add1, sign_extend * 4, Add2);
17
18
19
       Mux_2to1 #(32) branch(((beq && zero) | (bne && ~zero)), Add1, Add2, branch_out);
       Mux_2to1 #(32) Jump(jump, branch_out, jump_addr, PC_in);
20
       Mux_2to1 #(5) write_reg(RegDst, instruction[20:16], instruction[15:11], Write_reg);
21
       Mux_2to1 #(32) ALUin(ALUSrc, Read_data2, sign_extend, ALU_in);
22
       Mux_2to1 #(32) write_data(MemtoReg, ALU_result, Read_data, Write_data);
23
24
25
       PC pc(clk, PC_in, PC_out);
       Ins_memory IM(PC_out, instruction);
26
       Control control(instruction[31:26], RegDst, beq, bne, jump, MemRead,
27
       MemtoReg, MemWrite, ALUop, ALUSrc, RegWrite);
28
       Registers Reg_file(clk, RegWrite, instruction[25:21], instruction[20:16],
29
       Write_reg, Write_data, Read_data1, Read_data2);
30
       Sign_extend sign(instruction[15:0], sign_extend);
31
       ALU_control ALUctrl(ALUop, instruction[5:0], ALUcontrol);
32
       ALU alu(Read_data1, ALU_in, ALUcontrol, zero, ALU_result);
33
34
       Data_memory datamem(clk, MemRead, MemWrite, ALU_result, Read_data2, Read_data);
   endmodule
35
36
  module Add(a, b, sum);
37
       input [31:0] a, b;
38
39
       output reg [31:0] sum;
40
       always @ (*) begin
           sum = a + b;
41
42
       end
```

```
endmodule
43
44
   module Mux_2to1(sel, data1, data2, result);
45
       parameter N = 32;
46
47
       input sel;
       input [N-1:0] data1, data2;
48
       output reg [N-1:0] result;
49
50
       always @ (*) begin
            result = (sel == 0) ? data1:data2;
51
       end
52
   endmodule
53
54
55
   module PC(clk, PC_in, PC_out);
       input clk;
56
57
       input [31:0] PC_in;
       output reg [31:0] PC_out;
58
       initial begin
59
            PC_out = 0;
60
61
       end
62
       always @ (posedge clk) begin
            PC_out <= PC_in;
63
       end
64
   endmodule
65
66
67
   module Ins_memory(Read_addr, Instruction);
       input [31:0] Read_addr;
68
       output reg [31:0] Instruction;
69
70
       reg [31:0] ins_memory [63:0];
71
       integer i;
72
       initial begin
73
            for (i = 0; i < 64; i = i + 1) ins_memory[i] = 0;
74
            $readmemb("E:/zhan/VE370/Project/Project2/single_bonus.txt", ins_memory);
75
       end
       always @ (Read_addr) begin
76
            Instruction = ins_memory[Read_addr/4];
77
78
       //assign Instruction = ins_memory[Read_addr/4];
79
   endmodule
80
81
   module Control (op., RegDst., beq., bne., jump., MemRead., MemtoReg., MemWrite., ALUop.,
82
   ALUSrc, RegWrite);
83
       input [5:0] op;
84
       output reg RegDst, beq, bne, jump, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;
85
       output reg [1:0] ALUop;
86
       initial begin
87
            RegDst = 0;
88
```

```
beq = 0;
89
90
               bne = 0;
               jump = 0;
91
               MemRead = 0;
92
               MemtoReg = 0;
93
               MemWrite = 0;
94
               ALUSrc = 0;
95
96
               RegWrite = 0;
               ALUop = 0;
97
98
          end
          always @ (op) begin
99
               case (op)
100
101
                    //R
                    6'b000000: begin
102
103
                         RegDst \leftarrow 1;
                         beq \ll 0;
104
                         bne \leq 0;
105
                         jump \ll 0;
106
                         MemRead \leftarrow 0;
107
108
                         MemtoReg \leftarrow 0;
109
                         MemWrite <= 0;
                         ALUSrc <= 0;
110
                         RegWrite <= 1;
111
                         ALUop \leq 2'b10;
112
113
                    end
114
                    // j
                    6'b000010: begin
115
                         RegDst \leftarrow 0;
116
                         beq \ll 0;
117
118
                         bne \leq 0;
119
                         jump <= 1;
                         MemRead \leftarrow 0;
120
                         MemtoReg \leftarrow 0;
121
                         MemWrite <= 0;
122
                         ALUSrc <= 0;
123
124
                         RegWrite <= 0;
                         ALUop \leq 2'b10;
125
                    end
126
                    // beg
127
                    6'b000100: begin
128
129
                         RegDst \leq 0;
130
                         beq \ll 1;
131
                         bne \leq 0;
                         jump \ll 0;
132
                         MemRead \leftarrow 0;
133
                         MemtoReg \leftarrow 0;
134
```

```
MemWrite <= 0;
135
136
                         ALUSrc <= 0;
                         RegWrite <= 0;
137
                        ALUop \leq 2'b01;
138
                    end
139
                    // bne
140
                    6'b000101: begin
141
                         RegDst \leq 0;
142
143
                         beq \ll 0;
                         bne <= 1;
144
                         jump \ll 0;
145
                        MemRead \leftarrow 0;
146
147
                         MemtoReg \leftarrow 0;
                         MemWrite \leq 0;
148
149
                         ALUSrc <= 0;
                         RegWrite <= 0;
150
                        ALUop \leq 2'b01;
151
                    end
152
                    // addi
153
                    6'b001000: begin
154
                         RegDst \leq 0;
155
                         beq \leq 0;
156
                         bne \leq 0;
157
                         jump \ll 0;
158
                        MemRead \leftarrow 0;
159
160
                         MemtoReg \leftarrow 0;
                        MemWrite <= 0;
161
                         ALUSrc <= 1;
162
                         RegWrite <= 1;
163
164
                         ALUop \leq 2'b00;
165
                    end
                    // andi
166
                    6'b001100: begin
167
                         RegDst \leq 0;
168
                         beq \ll 0;
169
170
                         bne \leq 0;
                         jump \ll 0;
171
                        MemRead \leftarrow 0;
172
                        MemtoReg \leftarrow 0;
173
                         MemWrite <= 0;
174
175
                         ALUSrc <= 1;
                         RegWrite <= 1;
176
                        ALUop \leftarrow 2'b11;
177
                    end
178
179
                    // lw
                    6'b100011: begin
180
```

```
RegDst \leq 0;
181
                       beq \ll 0;
182
                       bne \ll 0;
183
                       jump \ll 0;
184
185
                      MemRead <= 1;
                       MemtoReg \leftarrow 1;
186
                       MemWrite \leq 0;
187
                       ALUSrc <= 1;
188
189
                       RegWrite <= 1;
                      ALUop \leq 2'b00;
190
                  end
191
                  // sw
192
                  6'b101011: begin
193
                       RegDst <= 0;
194
195
                       beq \ll 0;
                       bne \leq 0;
196
                       jump \ll 0;
197
                       MemRead \leftarrow 0;
198
                       MemtoReg \leftarrow 0;
199
200
                       MemWrite <= 1;
                       ALUSrc <= 1;
201
                       RegWrite <= 0;
202
                       ALUop \leq 2'b00;
203
204
                  end
205
             endcase
         end
206
    endmodule
207
208
    module Registers (clk, RegWrite, Read_reg1, Read_reg2, Write_reg, Write_data,
209
210
    Read_data1, Read_data2);
211
         input clk, RegWrite;
212
         input [4:0] Read_reg1, Read_reg2, Write_reg;
         input [31:0] Write_data;
213
         output [31:0] Read_data1, Read_data2;
214
         reg [31:0] memory [31:0];
215
216
         integer i;
         initial begin
217
              for (i = 0; i < 32; i = i + 1)
218
                  memory[i] = 0;
219
220
         end
221
         assign Read_data1 = memory[Read_reg1];
222
         assign Read_data2 = memory[Read_reg2];
223
         always @ (posedge clk) begin
              if (RegWrite == 1)
224
225
                  memory[Write_reg] <= Write_data;</pre>
             end
226
```

```
endmodule
227
228
    module Sign_extend(in, out);
229
230
        input [15:0] in;
         output [31:0] out;
231
         assign out = \{\{16\{in[15]\}\}\}, in\};
232
    endmodule
233
234
    module ALU_control(ALUop, funct, out_control);
235
        input [1:0] ALUop;
236
        input [5:0] funct;
237
         output reg [3:0] out_control;
238
239
         always @ (*) begin
             case (ALUop)
240
241
                 // lw, sw, addi
                 2'b00: out_control = 4'b0010; // add
242
                 // beg and bne
243
                 2'b01: out_control = 4'b0110; // subtract
244
                 // R-type
245
                 2'b10: begin
246
                      case (funct)
247
                          6'b100000: out_control = 4'b0010; // add
248
                          6'b100010: out_control = 4'b0110; // subtract
249
                          6'b100100: out_control = 4'b0000; // and
250
251
                          6'b100101: out_control = 4'b0001; // or
252
                          6'b101010: out_control = 4'b0111; // stl
                      endcase
253
                 end
254
                 // andi
255
256
                 2'b11: out\_control = 4'b0000; // and
257
             endcase
        end
258
    endmodule
259
260
    module ALU(a, b, control, zero, result);
261
262
        input [31:0] a, b;
        input [3:0] control;
263
        output zero;
264
         output reg [31:0] result;
265
266
         initial begin
267
             result = 0;
        end
268
        always @ * begin
269
             case (control)
270
                 4'b0000: result = a \& b;
271
                 4'b0001: result = a | b;
272
```

```
4'b0010: result = a + b;
273
274
                 4'b0110: result = a - b;
                 4'b0111: begin
275
                     if (a < b)
276
                          result = 1;
277
                     else
278
                          result = 0;
279
                 end
280
                 4'b1100: result = (a | b);
281
             endcase
282
283
        end
        assign zero = (result) ? 0 : 1;
284
285
    endmodule
286
    module Data_memory(clk, MemRead, MemWrite, addr, Write_data, Read_data);
287
        input clk, MemRead, MemWrite;
288
        input [31:0] addr, Write_data;
289
        output [31:0] Read_data;
290
        reg [31:0] memory [63:0];
291
292
        integer i;
        initial begin
293
             for (i = 0; i < 64; i = i + 1)
294
                 memory[i] = 0;
295
296
        end
        always @ (addr) begin
297
298
             if (MemWrite) memory[addr / 4] = Write_data;
        end
299
        assign Read_data = (MemRead) ? memory[addr / 4] : 0;
300
   endmodule
301
```