


Sheet: Memory



File: Memory.sch

Sheet: Data



File: Data.sch

Sheet: Address Registers




File: AddrRegs.sch

Sheet: Control



File: Control.sch

Sheet: Misc



File: Misc.sch

This is the FISC2 TTL CPU. Each one of the fivesheets on the left holds the main five sections of the design.

Sheet: /
File: FISC2.sch


Title: FISC2 TTL CPU


Size: A4 Date: 2020-06-29


KiCad E.D.A. kicad 5.1.6+dfsg1-1bpo10+1


Rev:

Id: 1/6









The uSeq counter along with the IR's value look up a microinstruction in the Decode ROM. These 16 bits are then decoded by the various demuxes to produce the actual control lines. Only the second DbRead demux is clocked so its output changes in the middle of the clock cycle.

The Jump Logic takes the status output from the ALU plus some of the IR bits to determine if the PC's value should be loaded (i.e. to jump the PC's value).

