


## Encoder

15 bit input indicating decimal value is encoded to give corresponding 4 bit binary value

Truth table:

OUTPUTS				INPUTS															
A	B	C	D	X <sub>0</sub>	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	X <sub>6</sub>	X <sub>7</sub>	X <sub>8</sub>	X <sub>9</sub>	X <sub>10</sub>	X <sub>11</sub>	X <sub>12</sub>	X <sub>13</sub>	X <sub>14</sub>	X <sub>15</sub>
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Block Diagram:



Verilog code:

```
module encoder (output reg [0:3] out, input [0:15] in);

    // thread to decode input
    always @ (in) begin
        // check which input and give corresponding output
        case (in)
            16'b0000000000000001 : out = 4'b0000;
            16'b0000000000000010 : out = 4'b0001;
            16'b0000000000000100 : out = 4'b0010;
            16'b0000000000000100 : out = 4'b0011;
            16'b00000000000010000 : out = 4'b0100;
            16'b00000000000100000 : out = 4'b0101;
            16'b00000000001000000 : out = 4'b0110;
            16'b00000000010000000 : out = 4'b0111;
            16'b00000001000000000 : out = 4'b1000;
            16'b00000001000000000 : out = 4'b1001;
            16'b00000010000000000 : out = 4'b1010;
            16'b00000100000000000 : out = 4'b1011;
            16'b00010000000000000 : out = 4'b1100;
            16'b00100000000000000 : out = 4'b1101;
            16'b01000000000000000 : out = 4'b1110;
            16'b10000000000000000 : out = 4'b1111;
            default: out = 4'bxxxx;
        endcase
    end
endmodule
```

Explanation:

Using behavioral modelling the behaviour of the circuit is coded using switch cases for the in variable giving corresponding out variable values.