

# ITESO

Universidad Jesuita de Guadalajara


**ARQUITECTURA DE COMPUTADORAS** 

Práctica 3

Raúl Méndez Álvarez


3/junio/2019

IC, CPI, Clock Rate and CPU time for the MIPS Implementation and type R, I and J instructions percentage.



# **MIPS Micro-Architecture**

Feel free to look at the full-sized pdf as well as png files included in the archive/zip



### **Modified Modules**

#### ALU.V

In this module I added the specific localparam for each instruction that was implemented and set cases for each instruction. In each case the ALUResult obtains a different result from the operation specified by the instruction. I also added a new input called "Shamt" (shift amount) for the SRL and SLL instructions.

```
nodule ALU
{
    input [3:0] ALUOperation,
    input [31:0] B,
    output reg Zero,
    output reg Zero,
    output reg [31:0]ALUResult,

    input [4:0] Shamt //5 bits? (clase)
);

localparam ADD = 4'b0011; //clase
localparam SUB = 4'b0000; //aluoperation codes are user-defined |
localparam NDR = 4'b0001;
localparam NOR = 4'b0001;
localparam NOR = 4'b0010;
localparam SLL = 4'b1100;
localparam SLL = 4'b1000;
localparam SEQ = 4'b1001;
//for both beq/bneq
localparam MEM = 4'b1010; //new op alu op for final aluresult on sw/lw
localparam MEM = 4'b101; //jump register

Case (ALUOperation)
ADD:
    ALUREsult=A - B; //on BasicMIPS Verano

AND:
    ALUResult=A - B; //on BasicMIPS Verano

AND:
    ALUResult = A & B;
OR:
    ALUResult = A & B;
NOR:
    ALUResult = B <</pre>
Shamt;
SRL:
    ALUResult = B <</pre>
Shamt;
SRL:
ALUResult = B 
Shamt;

BEQ:
ALUResult = A - B; //to figure sign out
MEM:
ALUResult = (A + B - 268500992) / 4; //sw/lw: for memory address offset
JR:
ALUREsult = A;
```

#### ALU Control.v

This module contains an specific localparam for each R-Type and I-Type instruction and each param contains an specific opcode which was taken from the MIPS' Green Card.

I added new cases in the selector for the implemented instructions and each instruction has its own ALUControlValue that was arbitrarily specified in Alu.v module as a localparam.

```
odule ALUControl
     input [2:0] ALUOp,
input [5:0] ALUFunction,
output [3:0] ALUOperation, //to alu
output reg Jr
                                          = 9'b111_100100; //aluop/alufunct, source is control
= 9'b111_100101;
= 9'b111_100101;
= 9'b111_100000; //add/addi both have the same alucont val
= 9'b111_100010;
localparam R_Type_SLL
localparam R_Type_SRL
                                        = 9'b111_000000;
= 9'b111_000010;
                                                                       //funct_xxxx means they don't matter
reg [3:0] ALUControlValues;
wire [8:0] Selector;
assign Selector = {ALUOp, ALUFunction}; //bit concatenation
always@(Selector)begin
casex(Selector)
R_Type_AND: ALI
R_Type_OR: ALI
                                        ALUControlvalues = 4'b0000; //goes to alu to select op ALUControlvalues = 4'b0001;
                                              ALUControlvalues = 4'b0011;
ALUControlvalues = 4'b0100;
             R_Type_ADD:
R_Type_SUB:
             R_Type_NOR:
R_Type_SLL:
R_Type_SRL:
                                              ALUControlvalues = 4'b0010;
ALUControlvalues = 4'b1000;
ALUControlvalues = 4'b1001;
             I_Type_ADDI:
I_Type_ORI:
I_Type_ANDI:
I_Type_LUI:
                                              ALUControlvalues = 4'b0011;
ALUControlvalues = 4'b0001;
ALUControlvalues = 4'b0000;
ALUControlvalues = 4'b1110;
            R_Type_JR: ALUControlvalues = 4'b1011;
I_Type_BEQ: ALUControlvalues = 4'b1010;
I_Type_Sw_LW: ALUControlvalues = 4'b1010;
             default: ALUControlValues = 4'b1111;
      endcase

Jr =(ALUControlValues == 4'b1011) ? 1'b1:1'b0;
```

#### Control.v

In this module I added new localparams for each implemented instruction and each localparam is the OPCODE of the instruction.

```
localparam R_Type = 0;
localparam T_Type_ADDI = 6'h8; //instruction/green sheet hex code
localparam T_Type_ORI = 6'h00;
localparam I_Type_ANDI = 6'hc;
localparam I_Type_BEQ = 6'h4;
localparam I_Type_BEBE = 6'h5;
localparam J_Type_J = 6'h5;
localparam J_Type_J = 6'h2;
localparam J_Type_JAL = 6'h3;
localparam I_Type_LW = 6'h23;
localparam I_Type_SW = 6'h2b;
///
```

I added new ControlValues for each instruction, this control values are the ones that specify the actions that the processor will be doing for each one of the instructions.

Each bit of the control value has its own meaning and it is specified in this part of the module.

```
assign Jump = Controlvalues[11]; //jump bit added
assign RegDst = Controlvalues[10];
assign ALUSrc = Controlvalues[9];
assign MemtoReg = Controlvalues[8];
assign RegWrite = Controlvalues[7];
assign MemRead = Controlvalues[6];
assign MemWrite = Controlvalues[5];
assign BranchNE = Controlvalues[4];
assign BranchEQ = Controlvalues[3];
assign ALUOn = Controlvalues[2:0];
```

#### MIPS\_Processor.v

This module contains all the connections in the processor, in the top of this module I added all the new wires that I needed to connect the each module correctly with each other and the signals for each multiplexer.

```
/// Data types to connect modules
wire BranchNE_wire;
wire BranchEQ_wire;
wire RegDst_wire;
wire NotZeroANDBrachNE;
wire ZeroANDBrachEQ;
wire ORForBranch;
wire ALUSrc_wire;
wire RegWrite_wire;
wire Zero_wire;
wire Jump_wire; // new wires control
wire MemRead_wire;
wire MemWoReg_wire;
wire MemWoReg_wire;
wire MemWrite_wire;
wire Jal_wire; //
```

I modified some of the modules that were already instantiated with new connections with the new wires and I also instantiated some more that I needed in order to connect all the modules together.

In the instantiation of the control unit, I added the signal cables for the multiplexers and for the decoding and execution part of the processor.

In the AritmethicLogicalUnit I connected shamt to the new input was added in Alu.v module for the SLL and SRL instructions.

In the bottom part of this module I assigned two new cables for the Program Counter in case of a BEQ or a BNE instruction.

```
assign ALUResultOut = ALUResult_wire;
assign PCtoBranch_wire = (Zero_wire & BranchEQ_wire) | (~Zero_wire & BranchNE_wire);
assign PortOut = PC_wire;
endmodule
```

I instantiated a new MUX for the jump instruction.

I also added here an instantiation for the RAM memory and its signals.

```
DataMemory //aded for memory mod

RAM_Memory

(

.WriteData(ReadData2_wire),

.Address(ALUResult_wire),

.MemWrite(MemWrite_wire),

.MemRead(MemRead_wire),

.clk(clk),

.ReadData(ReadData_wire)

);
```

This new MUX in the module was instantiated for the JR instruction

I also added this MUX called "MUX\_ForWriteRegister when the fetching instruction is a JAL.

### New MUX for the WriteData signal

## DataMemory.v

We changed the parameter DATA\_WIDTH from 8 to 32.

```
module DataMemory
#( parameter DATA_WIDTH=32, //extended |
    parameter MEMORY_DEPTH = 1024


)

i( input [DATA_WIDTH-1:0] writeData,
    input [DATA_WIDTH-1:0] Address,
    input Memwrite,MemRead, clk,
    output [DATA_WIDTH-1:0] ReadData
);


// Declare the RAM variable
    reg [DATA_WIDTH-1:0] ram[MEMORY_DEPTH-1:0];
    wire [DATA_WIDTH-1:0] ReadDataAux;

always @ (posedge clk)
begin
    // Write
    if (MemWrite)
        ram[Address] <= writeData;
end
    assign ReadDataAux = ram[Address];
    assign ReadData = {DATA_WIDTH{MemRead}}& ReadDataAux;
endmodule
//datamemory//</pre>
```


### **ModelSim MIPS Simulation**



The ps pointer/line is marked at precisely the moment/cycle where the disk with disk #3 would be placed at its initial tower A position.




The ps pointer/line is marked at precisely the moment/cycle where the disk with disk #2 would be placed at its mid-process tower B position.



The ps pointer/line is marked at precisely the moment/cycle where the disk with disk #1 would be placed at its final tower C position.

Feel free to enlarge the image to view all of the registers' finals status (assuming the document format allows you to), as well as to run the simulation yourself on ModelSim (files included).

#### **Flow**



#### Flow description:

My algorithm would begin by associating each of the addresses to each of its respective tower as well as register. We'd also always have n stored in s0, even though such variable is inputed by the user beforehand.

The loadDisks function or subroutine would then begin to load each and every disk onto its respective space or place on tower A/origin tower until the amount of disks are complete. And then it would proceed to call the HanoiTower function for the first time, which would initially allocate the memory necessary to store the ra registry onto the top stack position.

The function would first try to validate whether the amount of disks is or isn't 1 in order to jump to the base case (which would move the respective tower to its according position) or to the internal function steps (which would swap the pointers or addresses on each of the towers accordingly in order to follow the algorithm described on the assignment).

The process would loop in and out of the steps, unwinding and then rewinding when its ready to swap the disks to their respective next tower, step by step, all by switching the auxiliary tower accordingly. Once the algorithms takes us to the last step or to the top of the rewinding process, it would put the last disk onto its final place and finally it would restore the size of the sp as well as s0 to finally be done with the process.