

## Lab 1: Digital Logic Gates

### Objectives

- To study the basic logic gates: AND, OR, INVERT, NAND, and NOR.
- To study the representation of these functions by truth tables, logic diagrams and Boolean algebra.
- To observe the pulse response of logic gates.
- To measure the propagation delay of logic gates.

### Apparatus

7400 Quadruple 2-input NAND gates  
 7402 Quadruple 2-input NOR gates  
 7404 Hex Inverters (x2)  
 7408 Quadruple 2-input AND gates  
 7432 Quadruple 2-input OR gates  
 7486 Quadruple 2-input XOR gate  
 CADET trainer  
 Dual-trace oscilloscope

### Theory

#### AND

A multi-input circuit in which the output is 1 only if all inputs are 1. The symbolic representation of the AND gate is shown in Fig. 1a.

#### OR

A multi-input circuit in which the output is 1 when any input is 1. The symbolic representation of the OR gate is shown in Fig. 1b.

#### INVERT

The output is 0 when the input is 1, and the output is 1 when the input is 0. The symbolic representation of an inverter is shown in Fig. 1c.

#### NAND

AND followed by INVERT. The symbolic representation of the NAND gate is shown in Fig. 1d.

#### NOR

OR followed by INVERT as shown in Fig. 1e.

#### EX-OR

The output of the Exclusive –OR gate, is 0 when it's two inputs are the same and it's output is 1 when its two inputs are different, Fig. 1f.

### Truth Table

Representation of the output logic levels of a logic circuit for every possible combination of levels of the inputs. This is best done by means of a systematic tabulation.




Fig. 1 Symbols for digital logic gates

**Part 1: Logic Functions****I. AND, OR, NAND, and NOR gates.**

1. Use one gate for each IC 7400 (NAND), 7402 (NOR), 7408 (AND), 7432 (OR), 7486 (XOR). Each has input pins\* 1 and 2, and output pin 3.

2. Connect pin 1 to switch S1-1, pin 2 to switch S1-2, and pin 3 to LED-1 for every gate as shown in Fig. 2 as an example for the NAND gate.





Fig. 2 Two input NAND gate

3. Using logic switches S1-1 and S2, apply the logic levels 0 and 1 to gate inputs (pin 1, pin 2), in the sequence shown in Table 1. Record the output logic levels (see LED-1) in Table 1. Repeat the recordings for each gate. Remember: LED ON = Logic 1, (High) LED OFF = Logic 0 (Low)


152120211104\_1.10.circ

Pin 1	Pin 2	Pin 3
0	0	1
0	1	1
1	0	1
1	1	0




152120211104\_1.11.circ

Pin 1	Pin 2	Pin 3
0	0	1
0	1	0
1	0	0
1	1	0




152120211104\_1.12.circ

Pin 1	Pin 2	Pin 3
0	0	0
0	1	0
1	0	0
1	1	1




### 152120211104\_1.13.circ

Pin 1	Pin 2	Pin 3
0	0	0
0	1	1
1	0	1
1	1	1



### 152120211104\_1.14.circ

Pin 1	Pin 2	Pin 3
0	0	0
0	1	1
1	0	1
1	1	0



4. Use an inverter gate from IC 7404 whose input pin is pin 1 and whose output pin is pin 2.




Fig. 3 Inverter gate

5. Using logic switches S1-1, apply the logic levels 0 and 1 in the sequence shown in Table 2. Record the output logic levels in Table 2.

### 152120211104\_1.50.circ

Pin 1	Pin 2
0	1
1	0
1	0
0	1



## Part-2: Response of Logic Gates:

Connect the circuits of Fig. 4 and 5 and write the corresponding truth tables 3 and 4, respectively.




Fig. 4





Fig. 5


152120211104\_2.10.circ

A	B	C	D	E
0	0	1	1	0
0	1	0	1	1
1	0	0	1	1
1	1	0	0	0




152120211104\_2.11.circ

A	B	C	D
0	0	1	1
0	1	0	1
1	0	1	0
1	1	0	1



### Part 3: Review Questions:


1. Write a truth table for each circuit. Derive Boolean expressions for all outputs.



152120211104\_3.10.circ

$$Y = X_1 + X_2$$


$X_1$	$X_2$	$Y$
0	0	0
0	1	1
1	0	1
1	1	1



152120211104\_3.11.circ

$$Y = X_1 * X_2$$

$X_1$	$X_2$	$Y$
0	0	0
0	1	0
1	0	0
1	1	1




152120211104\_3.12.circ

$$Y_1 = X_1 \oplus X_2$$

$$Y_2 = X_1 + X_2$$


X <sub>1</sub>	X <sub>2</sub>	Y <sub>1</sub>	Y <sub>2</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



152120211104\_3.13.circ

$$Y = \overline{X_1}$$


X <sub>1</sub>	Y
0	1
1	0



152120211104\_3.13.circ


$$Y = X_2$$

X <sub>1</sub>	X <sub>2</sub>	Y
0	0	0
0	1	1
1	0	0
1	1	1



2. A burglar alarm for a car has a normally low switch on each of four doors. If any door is opened the output of that switch goes HIGH. The alarm is set off with an active-LOW output signal. What type of gate will provide this logic? Support your answer with an explanation.

152120211104\_3.20.circ



X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Herhangi bir girişin HIGH olması durumunda çıkışın (alarmın) active-LOW olması isteniliyor. Bu durumu sağlayacak kapı NOR kapısıdır. OR kapısının olamamasının nedeni ise çıkış aktif değilken(alarm çalmıyorken) HIGH, çıkış aktif iken(alarm çalıyorken) LOW çıkış vermesi istenmesidir.