

Lab 6: Synchronous Sequential Circuits and Counters

Objectives

- To construct and test various counter circuits.
- To design, build and test synchronous sequential circuits.

Apparatus


7404 hex inverter
7408 quad 2-input AND gate
7420 dual 4-input NAND gates
7432 Quadruple 2-input OR gates
7474 dual positive edge triggered D flip-flops
7486 quad 2-input XOR gate
74161 synchronous binary counter

PreLab Questions:

- Q1. Design a synchronous sequential circuit with one input x , and one output z . When $x=1$, this circuit goes through the following repeated binary state sequence: 00, 01, 11, 10. When $x=0$, the state of the circuit remains the same. The output $z=1$ if the present state is either 00 or 11.
- Draw the state diagram of the sequential circuit? Is it a Moore or Mealy machine? Explain your answer.
 - Obtain the state table for the given circuit.
 - Design this circuit by using D flip flops and external gates. Draw the logic circuit.

a.

Z çıkışı hem o anki duruma hemde input değerine bağlı olsaydı Mealy makinesi olurdu. Ancak tasarlanan devrede z çıkışı sadece o anki bulunduğu duruma bağlıdır. Bu yüzden devre Moore makinesidir.



b.

Present State	Next state		Output
	X = 0	X = 1	Z
00	00	01	1
01	01	11	0
10	10	00	0
11	11	10	1

c.

Tasarlanan devrede iki adet D tipi flip flop, AND, OR ve NOT kapıları kullanılmıştır. 1. D flip flop'un çıkışını A, 2. D flip flop'un çıkışını B olarak adlandırsak (AB state değerini temsil etmektedir.):

$X'A + XB$ gerçekleşip 1. flip flop'un girişine,

$X'B + XA'$ gerçekleşip 2. flip flop'un girişin,

$A'B' + AB$ gerçekleşip Z değerine bağlanmıştır.

Örneğin AB değeri 00 state'ini temsil ettiğini varsayarsak, $X = 0$ iken her bir clock darbesinde flip flopların çıkışı 00 değerini göstermektedir ki bu değer bizim next state değerimize eşittir. $X = 1$ yapıldığında her bir clock darbesinde flip flopların çıkışı b. Tablosundaki gibi değişmektedir. Output değerimiz (Z) X input'undan bağımsız olarak yani sadece state durumlarının değerine göre değişkenlik göstermektedir. Bu durum da devrenin Moore makinesi olduğunu kanıtlamaktadır.

IC Description:

The 74161 is a synchronous 4-bit counter with standard reset. The pin assignment is shown in Fig 6. For normal operation (counting) the reset, preset, count enable and carry in inputs should all be high. When count enable is low the clock input is ignored and counting stops. Effects of the mode select inputs are given in table 4.




Figure 6

Table 4

\overline{SR}	\overline{PE}	CET	CEP	Action on the Rising Clock Edge (\nearrow)
L	X	X	X	Reset (Clear)
H	L	X	X	Load ($P_n \rightarrow Q_n$)
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Digital Systems Laboratory

set or reset the outputs regardless of the logic levels of the other inputs. Effects of the mode select inputs are given in table 5.

Table 5



Inputs				Outputs	
PR	CLR	CLK	D	Q	\overline{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H (Note 1)	H (Note 1)
H	H	\uparrow	H	H	L
H	H	\uparrow	L	L	H
H	H	L	X	Q_0	$\overline{Q_0}$

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition

Q₀ = The output logic level of Q before the indicated input conditions were established.


Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

Figure 7

Procedure

1. Connect the BCD counter circuits you designed in prelab Q1.

152120211104_Q1.circ



2. Build the sequential circuit you designed in prelab Q1 by using IC 7474 and external gates (if it is required). Also connect the flip flop outputs to the leds to verify the counting sequences.

152120211104_Q2.circ

