# EE2000 Logic Circuit Design

Chapter 8 – VHDL 2

#### **Contents**


- 8.1 Component
- 8.2 Instantiation
- 8.3 Conditional Signal Assignments
- 8.4 Selected Signal Assignments
- 8.5 Loops
- 8.6 Using Case statement
- 8.7 Using IF statement
- 8.8 Using Structural model
- 8.9 Enable signal
- 8.10 Encoder
- 8.11 Decimal-to-BCD encoder
- 8.12 BCD to 7 Segment
- 8.13 Demultiplexer

- Structural modeling is important for circuit/system design.
- A circuit/system may contain multiple components (sub-module/sub-circuits)

#### Example:

A full adder (FA) contains 2 half adders (HAs).

The half adder can be modeled by a component.



An architecture may contain multiple components and they must be declared first.

```
architecture [name] ...
[signal]
is
       component XX
       end component;
       component YY
       end component;
begin
end [name];
```

Differences between a component and an entity declaration:

- Entity declaration declares a circuit model containing one or multiple architectures.
- Component declaration declares a <u>virtual circuit</u>
   <u>template</u>, which must be instantiated to take effect
   during the design.
- Port map is required for component instantiation (discussed later).

Example: Full adder entity

- Create the component entity halfadder
- Create the module entity fulladder
- Determine the number of units (i.e. halfadder in this case) used in the design
- Define signals for inter-connections between halfadder (components)
- Provide each component a different name
- Then instantiates the declared component

#### Complete full adder VHDL code:

```
-- sub module(half adder) entity declaration
entity halfadder is
Port ( a : in STD_LOGIC;
      b : in STD_LOGIC;
      sum : out STD_LOGIC;
      carry : out STD_LOGIC
     );
end halfadder;
architecture Behavioral of halfadder is
begin
sum <= a xor b;
carry <= a and b;
end Behavioral;
```

```
--top module(full adder) entity declaration
entity fulladder is
    port (a : in std logic;
            b: in std logic;
           cin: in std logic;
           sum : out std_logic;
           carry : out std logic
         );
end fulladder;
--top module architecture declaration.
architecture behavior of fulladder is
--sub-module(half adder) is declared as a component before the
keyword "begin".
   component halfadder
    port(
         a : in std logic;
         b : in std_logic;
         sum : out std_logic;
         carry : out std logic
    end component;
```

```
--All the signals used inside this Architecture are declared
 here, which are not a part of the top module.
 signal s1,c1,c2 : std logic:='0';
 begin
 --Provide a different name for each half adder.
 --instantiate and do port map for the half adders.
 HA1 : halfadder port map (a,b,s1,c1);
 HA2 : halfadder port map (s1,cin,sum,c2);
 carry <= c1 or c2; --final carry calculation
 end;
                                                                   CARRY
                                         HA1
                                   В
                                                 HA<sub>2</sub>
                                                                    SUM
                                   Cin
Two HAs are used to form a FA.
```

Internal signals s1, c1, c2 are used to connect the two HAs.


#### 8.2 VHDL - Instantiation

For Creating connections between components and ports.

3 steps in VHDL instantiation:


- 1) Label: identify a unique instance of component
- 2) Component type: select a targeted declared component
- 3) Port Map: Connect component to signals in an architecture


Signals must be of the same data type for the connecting pins.



end;

```
Module FA
entity halfadder is
Port ( a : in STD LOGIC;
                                                               Module HA
        b : in STD LOGIC;
        sum : out STD LOGIC;
        carry : out STD LOGIC
      );
                                                          sum
end halfadder;
                                                          carry
Port name of Halfadder (a,b,sum,carry)
                                                               Module HA
begin
-- Provide a different name for each half adder.
                                                          sum
--instantiate and do port map for the half add
                                                          carry
HA1 : halfadder port map (a,b,s1,c1);
HA2 : halfadder port map (s1, cin, sum, c2);
carry <= c1 or c2; --final carry calculation
```





## 8.3 VHDL Conditional Signal Assignments

## Form of a conditional signal assignment statement:

```
signal_name <= expression1 when condition1
    else expression2 when condition2
    [else expressionN];</pre>
```

- Target output can be a port or a signal.
- Only handle one target output.
- Less flexible than using IF/ELSE/ELSIF statement.

## 8.3 VHDL Conditional Signal Assignments

#### Example:

```
Y \le 1' when a = 0' else
   1' when b = 0' else
    1' when c = 0' else
    `0';
Y \le (C \text{ and } B) \text{ when } a = `0' \text{ else}
    0' when b = 1' else
    '1' when c = (d \text{ or } e) else
   d;
Z <= "00" when D > "0010" and D <= "0110" else
  "01" when D = "0101"
else
  "10" when D > "1000" and D < "1100"
else
   "11";
```

## 8.4 VHDL Selected Signal Assignments

A selected signal assignment statement has the form:

- Target output can be a port or a signal.
- Can only handle one target output.
- Each line ends with ',' and the last line with ';'
- "when others" is used to handle the default case, and also the don't case cases.

## 8.4 VHDL Selected Signal Assignments

#### Example:

```
with d select
Y \le 0' \text{ when } 000''
    '1' when "001",
    `1' when "010",
    '0' when "011",
    '1' when "100",
    '0' when "101",
    `1' when "110",
    `1' when "111",
    NULL when others;
with d select
Y \le 0' \text{ when } 000''
    '0' when "011",
    '0' when "101",
    '1' when others;
```

## 8.5 VHDL Loops

Activity occurring in a repetitive way.

Statements are sequential.

Kinds of loop statements: for, while

#### **Infinite loop:**

General form:

```
[loop-label:] loop
sequential statements
end loop [loop-label];
```

Can be terminated using exit statements:

```
exit; or exit when condition;
```

## 8.5 VHDL Loops

#### for loop:

#### General form:

```
[loop-label:] for loop-index in range loop
  sequential statements
end loop [loop-label];
```

Loop-index is incremented at the end of each loop. Continues for every value in the range.

#### while loop:

#### General form:

```
[loop-label:] while condition loop
  sequential statements
end loop [loop-label];
```

Condition is tested at the beginning of each loop. Loop is terminated if condition is false.

# 8.6 VHDL Decoder – A) Using Case statement

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity decoder is
port (
     A : in STD LOGIC VECTOR(1 downto 0);
     X : out STD LOGIC VECTOR(3 downto
                                                                                                  X_OBUF[0]_inst
                                                                                 X_OBUF[0]_inst_i_1
);
                                                                 A IBUF[0] inst
                                                                                                                X[3:0]
end decoder;
                                                                                                  OBUF
                                                                                     LUT2
                                                                                                  X_OBUF[1]_inst
                                                                                 X_OBUF[1]_inst_i_1
architecture Behavioral of decoder is
                                                                                                  OBUF
                                                                 IBUF
begin
                                                                                     LUT2
                                                                                                  X_OBUF[2]_inst
                                                                                 X_OBUF[2]_inst_i_1
     process(a)
                                                                                                  OBUF
                                                                                     LUT2
     begin
                                                                                 X_OBUF[3]_inst_i_1
                                                                                                  X_OBUF[3]_inst
           case A is
                when "00" \Rightarrow X <= "0001";
                                                                                                  OBUF
                                                                                     LUT2
                when "01" \Rightarrow X <= "0010";
                when "10" \Rightarrow X <= "0100";
                when "11" \Rightarrow X <= "1000";
           end case;
     end process;
end Behavioral:
```

# 8.7 VHDL Decoder – B) Using IF statement

```
entity decoder is
port (
     A : in STD LOGIC VECTOR(1 downto 0);
     X : out STD LOGIC VECTOR(3 downto 0)
);
end decoder;
architecture Behavioral of decoder is
begin
     process(a)
     begin
                                                                                        X_OBUF[0]_inst
                                                                      X_OBUF[0]_inst_i_1
                                                    A_IBUF[0]_inst
                                                                                                         > X[3:0]
      if (A="00") then
                                       A[1:0]
                                                                                        OBUF
          X \le "0001";
                                                                          LUT2
                                                    IBUF
      elsif (A="01") then
                                                    A_IBUF[1]_inst
                                                                      X_OBUF[1]_inst_i_1
                                                                                        X_OBUF[1]_inst
                                                                          IO
          x <= "0010";
                                                    IBUF
                                                                                        OBUF
      elsif (A="10") then
                                                                          LUT2
          X \le "0100";
                                                                      X_OBUF[2]_inst_i_1
                                                                                        X_OBUF[2] inst
                                                                          IO OI
      else
                                                                                        OBUF
          X \le "1000";
                                                                          LUT2
      end if;
                                                                      X_OBUF[3]_inst_i_1
                                                                                        X_OBUF[3]_inst
     end process;
                                                                                        OBUF
end Behavioral;
                                                                          LUT2
```


# 8.8 VHDL Decoder – C) Using Structural model

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity decoder is
port (
     A : in STD LOGIC VECTOR(1 downto 0);
     X : out STD LOGIC VECTOR(3 downto 0)
);
                                                                                          X_OBUF[0]_inst
                                                                             X_OBUF[0]_inst_i_1
                                                                A IBUF[0] inst
                                                                                                     X[3:0]
end decoder;
                                                                                IUT2
                                                                                          X_OBUF[1]_inst
                                                                             X OBUF[1] inst i 1
                                                                                          OBUF
architecture Structral of decoder is
                                                                                LUT2
                                                                                          X_OBUF[2]_inst
                                                                             X_OBUF[2]_inst_i_1
begin
                                                                                          OBUF
     X(0) \leq \text{not } A(0) \text{ and not } A(1);
                                                                                LUT2
                                                                                          X OBUF[3] inst
                                                                             X OBUF[3] inst i 1
     X(1) \le not A(0) \text{ and } A(1);
                                                                                          OBUF
     X(2) \le A(0) and not A(1);
                                                                                LUT2
      X(3) \le A(0) \text{ and } A(1);
end Structral;
                                                                                                       23
```

# 8.9 VHDL Decoder – with Enable signal

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity decode 2to4 top is
    Port ( A : in STD LOGIC VECTOR (1 downto 0); -- 2-bit input
           X : out STD LOGIC VECTOR (3 downto 0); -- 4-bit output
                                                      -- enable input
           EN : in STD LOGIC);
end decode 2to4 top;
architecture Behavioral of decode 2to4 top is
begin
 process (A, EN)
 begin
     X <= "1111"; -- default output value
      if (EN = '1') then -- active high enable pin
          case A is
              when "00" \Rightarrow X(0) \Leftarrow '0';
              when "01" => X(1) <= '0';
              when "10" => X(2) <= '0';
              when "11" \Rightarrow X(3) <= '0';
              when others => X <= "1111";
          end case;
      end if;
  end process;
end Behavioral:
```

#### 8.9 VHDL Decoder




#### 8.10 VHDL Encoder

```
entity encoder is
    port (
        a : in STD LOGIC VECTOR(3 downto 0);
        b : out STD LOGIC VECTOR(1 downto 0)
    );
end encoder;
architecture Behavioral of encoder is
                                              A0=
                                                          Encoder
begin
                                              A1.
    process(a)
                                                           4 to 2
                                              A2.
    begin
                                              A3.
        case a is
            when "1000" => b <= "00";
            when "0100" => b <= "01";
            when "0010" => b <= "10";
            when "0001" => b <= "11";
            when others => b <= "ZZ";
        end case;
    end process;
 end Behavioral;
```

BO

**B1** 

## 8.10 VHDL Encoder – Schematic Diagram




Input 4 bits, output 2 bits


#### 8.10 VHDL Encoder – Simulation

```
ENTITY tb encoder IS
END tb encoder;
ARCHITECTURE behavior OF tb encoder IS
COMPONENT encoder
    PORT (
        a : IN std logic vector(3 downto 0);
        b : OUT std logic vector(1 downto 0)
    );
END COMPONENT;
signal a : std logic vector(3 downto 0) := (others => '0');
signal b : std logic vector(1 downto 0);
BEGIN
uut: encoder PORT MAP (a => a, b => b);
stim proc: process
                                                                                                550.775 ns
begin
    -- hold reset state for 100 ns.
                                      Name
                                                 Value
                                                        0 ns
                                                                       ,200 ns
                                                                                     400 ns
                                                                                                   600 ns
                                                                                                                 800 ns
    wait for 100 ns;
    a <= "0000";
                                       ™ a[3:0]
                                                8
                                                               0
    wait for 100 ns;
                                           1 [3] 1
    a <= "0001";
    wait for 100 ns;
                                           16 [2] 0
    a <= "0010":
                                          1 [1] 0
    wait for 100 ns;
    a <= "0100";
                                           1 [0]
                                                0
    wait for 100 ns;
                                        b[1:0]
                                                               \mathbf{z}
                                                                          3
                                                                                        1
    a <= "1000";
                                           16 [1]
                                                0
    wait;
end process;
                                           16 [0] 0
END;
```

#### 8.11 VHDL Encoder – Decimal-to-BCD encoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity ENC3 is
    Port ( Q : in std logic;
           R : in std logic;
           S : in std logic;
           T : in std logic;
           U : in std logic;
           V : in std logic;
           W : in std logic;
           X : in std logic;
           Y : in std logic;
           Z : in std logic;
           OUTO : out std logic;
           OUT1 : out std logic;
           OUT2 : out std logic;
           OUT3 : out std logic);
end ENC3:
architecture Behavioral of ENC3 is
begin
            process (Q,R,S,T,U,V,W,X,Y,Z)
            begin
                        OUTO <= R OR T OR V OR X OR Z;
                        OUT1 <= S OR T OR W OR X;
                        OUT2 <= U OR V OR W OR X;
                        OUT3 <= Y OR Z;
            end process;
end Behavioral:
```






# 8.12 VHDL Encoder – BCD to 7 Segment

```
library IEEE;
                                                          BCD to 7-
use IEEE.STD LOGIC 1164.ALL;
                                                           Segment
                                                           Display
entity bcd 7seg is
                                                           Decoder
    Port ( B0, B1, B2, B3 : in STD LOGIC;
            A,B,C,D,E,F,G : out STD LOGIC);
end bcd 7seg;
architecture Behavioral of bcd 7seg is
begin
A <= B0 OR B2 OR (B1 AND B3) OR (NOT B1 AND NOT B3);
B <= (NOT B1) OR (NOT B2 AND NOT B3) OR (B2 AND B3);
C <= B1 OR NOT B2 OR B3;
D <= (NOT B1 AND NOT B3) OR (B2 AND NOT B3) OR (B1 AND NOT B2 AND B3) OR (NOT B1 AND B2) OR B0;
E <= (NOT B1 AND NOT B3) OR (B2 AND NOT B3);
F <= B0 OR (NOT B2 AND NOT B3) OR (B1 AND NOT B2) OR (B1 AND NOT B3);
G <= B0 OR (B1 AND NOT B2) OR ( NOT B1 AND B2) OR (B2 AND NOT B3);
end Behavioral;
```

Build the Truth table first.

# 8.13 VHDL Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity mux 4to1 is
port (
    A,B,C,D : in STD LOGIC;
     S0,S1: in STD LOGIC;
     Z: out STD LOGIC
 );
end mux 4to1;
architecture bhv of mux 4tol is
begin
   process (A,B,C,D,S0,S1) is
   begin
      if (S0 = '0') and S1 = '0') then
          Z <= A;
      elsif (S0 ='1' and S1 = '0') then
          Z <= B;
      elsif (S0 ='0' and S1 = '1') then
          Z <= C;
      else
          z <= D;
      end if;
    end process;
end bhv;
```




| Input     |    | output |  |  |
|-----------|----|--------|--|--|
| <b>S1</b> | SO | Z      |  |  |
| 0         | 0  | Α      |  |  |
| 0         | 1  | В      |  |  |
| 1         | 0  | С      |  |  |
| 1         | 1  | D      |  |  |

# 8.13 VHDL Multiplexer

```
ENTITY to mux IS
END tb_mux;
ARCHITECTURE behavior OF tb_mux IS
   COMPONENT mux 4to1
   PORT (
         A : IN std logic;
         B : IN std logic;
         C : IN std logic;
         D : IN std logic;
         S0 : IN std logic;
         S1 : IN std logic;
         Z : OUT std logic
        );
   END COMPONENT;
   signal A, B, C, D, S0, S1 : std logic := '0';
   signal Z : std logic;
BEGIN
   uut: mux 4to1 PORT MAP (A => A,B => B,C => C,D => D,S0 => S0,S1 => S1,Z => Z);
   stim proc: process
   begin
    -- hold reset state for 100 ns.
                                                         Value
                                                                                   200 ns
                                            Name
                                                                  o ns
                                                                                                    400 ns
                                                                                                                     600 ns
                                                                                                                                      800
   wait for 100 ns;
   A <= '1';
                                              16 A
    B <= '0';
    C <= '1';
                                             ¹⊌ B
                                                        0
    D <= '0';
    so <= '0'; s1 <= '0';
                                             16 C
                                                       1
    wait for 100 ns;
                                             ₩ D
                                                        0
    S0 <= '1'; S1 <= '0';
    wait for 100 ns:
                                             ™ S0
                                                        0
    SO <= '0'; S1 <= '1';
    wait for 100 ns;
                                             ₩ S1
                                                        1
    S0 <= '0'; S1 <= '1';
                                             ₩Z
    wait for 100 ns;
    end process;
END;
```

# 8.13 VHDL Demultiplexer

```
entity demux 1to4 is
    port (
        F : in STD LOGIC;
        S0,S1: in STD LOGIC;
        A, B, C, D: out STD LOGIC
    );
end demux 1to4;
architecture bhv of demux 1to4 is
begin
    process (F,S0,S1) is
    begin
     if (S0 = '0') and S1 = '0') then
        A \leq F;
     elsif (S0 ='1' and S1 = '0') then
        B <= F;
     elsif (S0 ='0' and S1 = '1') then
        C <= F;
     else
        D <= F;
     end if;
    end process;
end bhv;
```



| Input | Selection line |    | Output |   |   |   |  |
|-------|----------------|----|--------|---|---|---|--|
| F     | S1             | S0 | D      | С | В | Α |  |
| 1     | 0              | 0  | 0      | 0 | 0 | 1 |  |
| 1     | 0              | 1  | 0      | 0 | 1 | 0 |  |
| 1     | 1              | 0  | 0      | 1 | 0 | 0 |  |
| 1     | 1              | 1  | 1      | 0 | 0 | 0 |  |
| 0     | Х              | Х  | 0      | 0 | 0 | 0 |  |