#### **EE2000 Logic Circuit Design**

Chapter 10 – Sequential Functional Blocks: Registers and Counters

#### Outline

#### **10.1 Registers**

- Registers

Parallel load, Bidirectional shift Serial Adder, Accumulator

#### 10.2 Counters


- Asynchronous Counters
   Ripple counters
- Synchronous Counters
   Up-down counters,
   Modulo counters,
   Ring counters, Twist Ring counters

#### Registers


- Memory used for storing (binary) information during the processing of data
- To store n-bit data, require n flip-flips
- n-bit register
  - Composed of a set of n edge-triggered flip-flops
  - The clock pulse is the enable signal
  - Data will be latched to the flip-flops during the clock active period (pos. edge or neg. edge)
- Two designs
  - Parallel, or Serial

## 4-bit Register


#### Parallel data output (PO)



## **Example**




# Register with Parallel Load





The register will load the inputs into the flip-flops only when *Clk* is at the rising edge AND *Load* = 1

# **Shift Registers**

■ A 4-bit Serial-In-Serial-Out Register








# **Shift Registers**

- A chain of flip-flops
- When the flip-flops are triggered, the stored bits will shift to the next flip-flops
- A first-in-first-out (FIFO) structure

- How about shift register + two shifting directions?
  - ■Bidirectional Shift Register


# **Bidirectional Shift Registers**




- When R' = 0, the stored bits shift to right
- When R' = 1, the stored bits shift to left

**2-to-1 MUX** 


# Bidirectional Shift Register with Parallel Load




- Perform addition
- Strings of inputs and output





■ 1) Parallel load the binary number X and Y






2) Squeeze the binary number X and Y bitby-bit (LSB first)







■3) Forward the two binary bits to full adder




4) Perform 1-bit addition




■5) Feed the 1-bit output sum (S) to Z's LSI




■6) Store the 1-bit carry output (C) in a flipflop (for later use)




■ 7) Calculate the 2<sup>nd</sup> least significant bit at



Finally) Calculate the most significant bit



# Serial Adder (Full Circuit)




Input: X, Y (n-bit parallel load)

Adder: add the LSB first

Output: Z(n-bit serial out, LSB first) Z = X + Y

#### **Serial Accumulator**



# Summary of 10.1

- Registers used to store a group of binary bits (known as word)
- A n-bit register can store a n-bit word
- Functions of shift registers
  - Hold
  - Parallel load
  - ■Serial input / output, left / right shift

#### **Counters**


- Register are useful for storing and manipulating information
- What is a counter?
  - A special type of register
  - Goes through a predetermined sequence of states
  - Used to sequence and control operations in a circuit

#### **Counters**


- Two classes of counters
  - Asynchronous (binary) counters
  - Synchronous (binary) counters
- Asynchronous counters
  - e.g. ripple counters: the flip-flops are triggered by the transition of other flip-flops
- Synchronous Counters
  - ■All flip-flips are triggered by the common clock

#### **Asynchronous Counters**


Review the following flip-flop circuits:




# 4-bit Ripple Counter (Async.)



# 4-bit Ripple Counter (Async.)



## 4-bit Ripple Counter (Async.)




- The change of states does not occur at the same time
- Propagation delay of the flip-flops will rippled through the "clock input" of FFs
- The Q<sub>i</sub> of the last flip-flop has the largest delay

## Asynchronous binary counter


- An asynchronous counter is also called ripple counter.
- In a ripple counter, the FF output transition serves as a source for triggering other FFs.
- In other words, the clock inputs of all FFs (except the first) are triggered not by the incoming pulse, but rather by the transition that occurs in other FFs.

## **Synchronous Counter**




- A synchronous binary counter is a simple counter for which all the FFs are driven by a common clock, thus all the change of states will occur at the same time without further delay.
- It can also be used to provide the frequency division function.

# **Synchronous Counter**



The delays of all FFs are the propagation delays of their own.

# Sync. Up-Down Counter



Enable circuit

Up/Down' used to select feeding either Q or Q' to next T If Up/Down' = 1, upward counting (the same as previous counter). If Up/Down' = 0, downward counting (feeding Q' to T)

# Sync. Up-Down Counter

Upward Counting Sequence					
$Q_3$	$Q_2$	$Q_1$	$Q_0$		
0	0	0	0		
0	0	0	1		
0	0	1	0		
0	0	1	1		
0	1	0	0		
0	1	0	1		
0	1	1	0		
0	1	1	1		
1	0	0	0		
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	1	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		

Downw	Downward Counting Sequence				
$Q_3$	$Q_2$	$Q_1$	$Q_0$		
1	1	1	1		
1	1	1	0		
1	1	0	1		
1	1	0	0		
1	0	1	1		
1	0	1	0		
1	0	0	1		
1	0	0	0		
0	1	1	1		
0	1	1	0		
0	1	0	1		
0	1	0	0		
0	0	1	1		
0	0	1	0		
0	0	0	1		
0	0	0	0		

#### Synchronous Vs. Asynchronous

#### Synchronous Counters


The change of states of the flip-flops will occur at the same time, as they are driven by the common clock

#### Asynchronous Counters

- The change of states are not occur at the same time
- Propagation delay of the flip-flops
- ■The last flip-flop has the largest delay

#### Modulo counter

- A modulo-N (abbreviated mod-N) counter is a counter that goes through a repeated sequence of N counts.
  - Counters + parallel load




Parallel load the data into the counter when *Load* = 1 and *Clk* is in active transition

Used to initialize the counter to a specific value

# Modulo Counter Example

■ Counting from 0, 1, 2, 3, 4, 5 and repeats (why?)




Then it counts  $0000 \rightarrow 0001 \rightarrow 0010 \rightarrow 0011 \rightarrow 0100 \rightarrow 0101$  (= x1x1)


It will trigger the parallel load when the  $Q_i = x1x1$  (e.g. 0101, 0111, 1101, 1111)

# **Modulo Counter Examples**

- Can perform specific sequence generator
- e.g. counting from 3, 4, 5, 6, 7, 8, 9 and repeats




#### **Modulo Counter Example**




With Async Load control, its counts

 $0000 \rightarrow 0001 \rightarrow 0010 \rightarrow 0011 \rightarrow 0100 \rightarrow 0101 \rightarrow (0110/0000)$  When 0110 appears,  $D_3D_2D_1D_0$  (0000) will immediately be loaded to  $Q_3Q_2Q_1Q_0$ . 0110 will only appear for a negligible period. The counter output becomes 0000 and the counter repeat its normal operation.

### **Modulo Counter Example**






With *Sync & Sync CLR* control, the clear conditions are different. This design is simpler since the connections to inputs are not required.

## **Ring Counters**

- Special class of synchronous counters
- Basic Ring Counters
  - Circular shift register with only 1 flip-flops being set (i.e. = 1) at all time




# **Basic Ring Counters**

- Initially set one flip-flop and clear all other flipflops
  - The "1" will be rotated through the registers

Time	Α	В	С	D	Decoded Output
1st clock period	1	0	0	0	А
2 <sup>nd</sup> clock period	0	1	0	0	В
3 <sup>rd</sup> clock period	0	0	1	0	С
4 <sup>th</sup> clock period	0	0	0	1	D
5 <sup>th</sup> clock period	1	0	0	0	А
•••					

- Particularly useful in time division multiplexing (TDM) applications
  - Enable only one Q<sub>i</sub> at a time

## **Basic Ring Counters**




				Decoded
A	В	C	D	Output
1	0	0	0	A
0	1	0	0	В
0	0	1	0	С
0	0	0	1	D
			,	•


- N-bit counter with N-state
- Particularly useful in time division multiplexing (TDM) applications
  - Enable only one Qi (only one user) at a time

# Twist Ring Counters (Johnson counter)

 The twisted ring counter is a circular shift register with the complement output of the last stage connected to the input of its first stage.



#### **Twist Ring Counters**



- The number of states for a n-bit twisted ring counter is 2n.
- Only one output bit changes between consecutive count states.
- The count sequences can be decoded with just 2 bits from each count state, no matter how many stages are in the counter.

# Summary of 10.2

- Synchronous Counters
  - Outputs (Q<sub>i</sub>) appear at the same time
- Asynchronous Counters
  - Outputs (Q<sub>i</sub>) do not appear at the same time
  - The final flip-flop has the largest propagation delay
- Counters, modulo counters, ring counters, twisted ring counters
  - Simple design to construct frequency divisor, irregular frequency divisor, time division multiplexer, period shifter respectively