
## EE 2000 Logic Circuit Design Semester A 2021A


## Tutorial 7

## 1. 2-to-4 Line Decoder (using 1-to-2 Line Decoder)

a) Write the entity declaration for a 2-to-4 Line decoder module named LDecoder2\_4 that has two input named A0 and A1, and four outputs named D0, D1, D2, D3.



b) Write the architecture declaration for the above 2-to-4 Line decoder named LDecoder2\_4 with an architecture name "LDecoder1\_2" using 2 1-to-2 Line decoders.



## 2. 3-to-8 Decoder

- a) Write the entity and architecture declaration for a 3-to-8 decoder module named Decoder3\_8 that has one 3-bit input named S and one 8-bit output named Q.
- b) Write the circuit named Q1 using VHDL with one 3-to-8 decoder and external gates.

$$F_1(x, y, z) = x'y'z' + xz$$
  
 $F_2(x, y, z) = xy'z' + x'z$ 

