
EE 2000 Logic Circuit Design Semester B 2023/24

Tutorial 10

- 1. Using JK FFs and with the minimum number of states to design a counter with counting sequence: 0,4,2,1,6 and repeat. State whether the circuit is a self started circuit.
- 2. Design a sequential circuit with two JK FFs, A & B, and two inputs, x & E. if E=0, the circuit remains in the same state regardless of the value of x. When E=1 and x=1, the circuit goes through the state transitions from 00 to 01 to 10 to 11 back to 00, and repeats. When E=1 and x=0, the circuit goes through the state transitions from 00 to 11 to 10 to 01 back to 00, and repeats.
- 3. Using a synchronous binary counters as shown, design and draw a counter to generate the following repeating sequences 2 to 9 repeatedly for a free running clock.



4. Complete the VHDL code as shown below for a 4-bit twisted ring counter with asynchronous reset.

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Johnson_Ring is
port ( clk: in std_logic;
    rst: in std_logic;
    Q: out std_logic_vector (3 downto 0));
end Johnson_Ring;

architecture Behavioral of Johnson_Ring is
signal temp: std_logic_vector(3 downto 0) := "0000";
begin
```

XXX ENTER YOUR CODE HERE XXX

end Behavioral;