## EE 2000 Logic Circuit Design Semester B 2023/24

## **Tutorial 4**

1. What are the mistakes for this VHDL?

```
Library ieEe;
use IEEE.std-logic_1164.all;

ENTITY and_gate IS
   port (a&b : in STD_LOGIC;
        S: out STD_LOGIC;);
end;

architecture CKT of anD_Gate IS
begin
   s <= a AND b;
end ckt;
```

```
library ieee;
use ieee.std_logic_1164.all;

ENTITY and_gate IS
port (a, b : in STD_LOGIC;
s : out STD_LOGIC);

END;

ARCHITECTURE CKT of and_gate IS
BEGIN
s <= a and b;
END CKT;
```

ry and entity declarations for a logic design entity named inputs and outputs.

ogic data with the highest index number holding the most

the lowest index number holding the most significant bit

with entity and architecture) to implement a ions. Use concurrent statements and without

entity myCircuit IS

port (X, Y, Z: in STD\_LOGIC;
A, B, C: out STD\_LOGIC)
END entity;

A, B, C: out STD\_LOGIC expressions. Assign a signal name sigW1 to represent the common logic term in your design. Use concurrent statements without NAND and NOR operators in your design.


```
architecture Behavioral of myCircuit JS, signal sigW1: STD_LOGIC: (XY'Z')' + XZ Signal sigW1: STD_LOGIC: (XY'Z')' + XZ' BEGIN C = ((XY'Z')' + X')' -- Define the common logic term sigW1 <= XY'Z'; -- Implement expression A A <= (X \text{ OR } XZ) + (YZ); -- Implement expression B B <= (\text{sigW1}) * (X + Z);
```

-- Implement expression C

 $C \leq YZ';$ 

END architecture;

5. Write a complete VHDL design module to implement the combinational circuit shown. Assign signals for intermediate outputs. Use concurrent statements (i) without NAND and NOR operators in your design; and (ii) with NAND and NOR operators.



```
library ieee;
use ieee.std_logic_1164.all;
entity myCircuit IS
 port (W, X, Y: in STD LOGIC;
    A, B, C, F, G: out STD LOGIC);
END entity;
architecture Behavioral of myCircuit IS
BEGIN
 -- OR gate for A
 A \leq W OR X;
 -- AND gate for B
 B \le W AND Y;
 -- AND gate for C
 C \leq A AND B;
 -- NOR gate for F
 F \leq NOR(X, A);
 -- NAND gate for G
 G <= NAND(C, Z); -- Assuming 'Z' is an actual input
```

END architecture;