EE2000 Logic Circuit Design


Recap Lecture 4 - Combinational Functional Blocks



Exercise (Active Low)

- Design an Active Low 4-input priority encoder whereby inputs with higher subscript numbers has higher priority.
- Output IDLE is High when all inputs are high.

Input			Output			
I_3	I_2	I_1	I_0	A_1	A_0	IDLE
1	1	1	1	Х	Х	1
1	1	1	0	0	0	0
1	1	0	Х	0	1	0
1	0	Х	Х	1	0	0
0	Х	Х	Х	1	1	0



Exercise (Active Low)

Input			Output			
I_3	I_2	I_1	I_0	A_1	A_0	IDLE
1	1	1	1	Χ	Χ	1
1	1	1	0	0	0	0
1	1	0	Х	0	1	0
1	0	X	Х	1	0	0
0	X	X	Х	1	1	0

IDLE =
$$I_3I_2I_1I_0$$


 $A_0 = I'_3 + I_3I_2I'_1$
= $I'_3 + I_2I'_1$
 $A_1 = I_3I'_2 + I'_3$
= $I'_2 + I'_3$

Simplification a' + ab = a' + b

Exercise (Active Low)


IDLE =
$$I_3I_2I_1I_0$$

 $A_0 = I'_3 + I_3I_2I'_1$
= $I'_3 + I_2I'_1$
 $A_1 = I_3I'_2 + I'_3$
= $I'_2 + I'_3$



Realize the function $f(w, x, y, z) = \sum m(1, 2, 5, 7, 9, 11, 13)$ using a 2-to-1 MUX

$$w = S_0$$



$$f(w = 0) = y'z + xz + x'yz'$$

$$f(w = 1) = y'z + x'z$$


Realize the function $f(w, x, y, z) = \sum m(1, 2, 5, 7, 9, 11, 13)$ using a 8-to-1 MUX

WXYZ	F	$S_2 = w$, $S_1 = x$, $S_0 = y$	
0000	0	1 - 7	
0001	1	I ₀ =z	
0010	1	1'	
0011	0	$I_1=Z'$	
0100	0	1 - 7	
0101	1	$I_2=z$	
0110	0		
0111	1	$I_3=Z$	

wxyz	F	$S_2 = w$, $S_1 = x$, $S_0 = y$	
1000	0	1 -7	
1001	1	$I_4=Z$	
1010	0	1 -7	
1011	1	I ₅ =Z	
1100	0	1 -7	
1101	1	$I_6=Z$	
1110	0	1 -0	
1111	0	I ₇ =0	

EE2000 Logic Circuit Design

Lecture 5- VHDL



Question

Which of the following identifier is illegal to be used as an entity name in VHDL?

- TwO_gaTE Legal
- 2_gate Illegal cannot start with a number
- T2-gate Illegal cannot have other symbol
- AND Illegal Reserved word

```
signal C: bit_vector (0 to 3);
signal D: bit_vector (3 downto 0);
signal A: bit_vector (7 downto 0);
```

```
C <= "1101";
D <= C;
A(6 downto 3) <= D;
```

Determine the stored value in the following bit object

$$C(0) = 1$$
 $C(1) = 1$ $C(2) = 0$ $C(3) = 1$
 $D(3) = 1$ $D(2) = 1$ $D(1) = 0$ $D(0) = 1$
 $A(6) = 1$ $A(5) = 1$ $A(4) = 0$ $A(3) = 1$

Transform the following logic expression to VHDL code

1)
$$f = ab' + a'b$$


2)
$$f = a(b' + a')b$$

f <= a AND (NOT b OR NOT a) AND b;

Transform the following logic expression to VHDL code

Boolean	VHDL Boolean
$Y = \overline{AB}$	Y <= NOT (A AND B); or Y <= A NAND B;
$Y = \overline{A + B}$	Y <= NOT (A OR B); or Y <= A NOR B;
Y = A + BC	Y <= A OR (B AND C);
$Y = C\overline{X} + \overline{D}$	Y <= C AND NOT (X OR D);
$Y = A\overline{B}C + \overline{A}\overline{B}C + \overline{AB}C$	Y <= (A AND NOT B AND C) OR (NOT A AND NOT B AND C) OR (NOT (A AND B) AND C);


Write your own VHDL statement to describe the logic circuit



```
S1 <= x1 OR x2;
S2 <= x3 AND x4;
F <= S1 XOR S2;
OR
F <= (x1 OR x2) XOR (x3 AND x4);
```

- The Left-hand style is more readable and traceable but needs to declare two more signals
- In contrast, the Right-hand style uses fewer lines of code but is a bit difficult for debugging
- They both have the same result after being synthesized

Write your own VHDL statement to describe the logic circuit



```
Sig1 <= x XOR y;

Sig2 <= x AND y;

Sig3 <= Sig1 AND C<sub>in</sub>;

s <= C<sub>in</sub> XOR Sig1;

C<sub>out</sub> <= Sig3 OR Sig2;
```