


# EE2000 Logic Circuit Design

---

## Lecture 8– VHDL 2



# Outline

8.1 Component and instantiation

8.2 Conditional signal assignment

8.3 Selected signal assignment

8.4 Sequential statements


8.5 Decoder designs

- Using Boolean operators
- Using Case statement
- Using IF statement
- With ENable signal

8.6 Other examples – Encoder, MUX, DMUX, Flip-Flop

# 8.1 Components and Instantiation

- **Structural modeling**: Modular design of a complex project
- When designing a complex project, we can split it into two or more simple designs (sub-modules/sub-circuits/**components**)
- Example: A full adder (FA) contains of 2 half adders (HAs); Half adder can be modeled by a **component**



# Structural Modeling

- **Structural modeling** or modular design allows us to pack low-level functionalities into modules
- Allows a designed module to be **reused** without the need to reinvent and re-test the same functions/modules every time
- To include a **component** into a **module**, we need to
  - (1) **declare** the component
  - (2) **instantiate** the componentin **architecture**

# Component Declaration

- An architecture may contain multiple components and they must be declared first

```
architecture [name] ...  
[signal]
```

```
component XX      -- Component declaration  
...  
end component;
```

```
component YY      -- Component declaration  
...  
end component;
```

```
begin  
...      -- Component instantiation  
end [name];
```

# Half Adder

Create the sub-module of half adder first

$$\text{sum} = a \oplus b \quad \text{carry} = a \cdot b = ab$$


Inputs		Outputs	
<i>a</i>	<i>b</i>	<i>c</i>	<i>s</i>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

```
--sub module(half adder) entity declaration
entity halfadder is
port (a : in   STD_LOGIC;
       b : in   STD_LOGIC;
       sum : out  STD_LOGIC;
       carry : out  STD_LOGIC
    );
end halfadder;

architecture Behavioral of halfadder is
begin
    sum <= a xor b;
    carry <= a and b;
end Behavioral;
```

# Full Adder

- Create the component entity **halfadder**
- Create the module entity **fulladder**
- Determine the number of **components** (i.e. **2 halfadder** in this case) used in the design
- Define signals for inter-connections between **halfadder**
- Provide each component a different name
- Then instantiates the declared component



# Full Adder

```
--top module(full adder) entity declaration
entity fulladder is
    port (a : in std_logic;
          b : in std_logic;
          cin : in std_logic;
          sum : out std_logic;
          carry : out std_logic
        );
end fulladder;
```

```
--top module architecture declaration
architecture behavior of fulladder is
```

```
    component halfadder
    port (
        a : in std_logic;
        b : in std_logic;
        sum : out std_logic;
        carry : out std_logic
    );
    end component;
```

--sub-module(half adder) is  
declared as a component  
before the keyword "begin"




# Component Instantiation

Differences between a **component** and an **entity** declaration:

- **Entity** declaration declares a circuit model containing one or multiple architectures
- **Component** declaration declares a **virtual circuit** template, which must be **instantiated** to take effect during the design
- **Instantiation** – To map the signals in the entity with the input/output of the component
- **Port map** is required for component **instantiation**

# Full Adder



- Two HAs are needed
- Internal signals **s1,c1,c2** are used to connect the two Has
- In HA, we define **port (a:in STD\_LOGIC; b:in STD\_LOGIC; sum:out STD\_LOGIC; carry:out STD\_LOGIC);**

```
signal s1,c1,c2 : std_logic:='0';  --declare internal signal

begin

--Provide a different name for each half adder.
--instantiate and do port map for the half adders.

HA1 : halfadder port map (a,b,s1,c1);
HA2 : halfadder port map (s1,cin,sum,c2);
carry <= c1 or c2;  --final carry calculation

end;
```

# Component Instantiation

For creating connections between components and ports,  
3 steps in VHDL instantiation:

- Label: identify a unique **instance** of component
- Component type: select a targeted declared **component**
- Port Map: Connect **component to signals**

```
HA1 : halfadder port map (a,b,s1,c1);  
HA2 : halfadder port map (s1,cin,sum,c2);
```

↑  
Label

↑  
Component

↑  
Port Map

Signals must be of the **same data type** for the connecting pins

# Component Instantiation

```
signal s1,c1,c2 : std_logic:='0';  --declare internal signal

begin

--Provide a different name for each half adder.
--instantiate and do port map for the half adders.

HA1 : halfadder port map (a,b,s1,c1);
HA2 : halfadder port map (
    a => s1,
    b => cin,
    sum => sum,
    carry => c2
);
carry <= c1 or c2;  --final carry calculation

end;
```

# Port Map

```
entity halfadder is
Port ( a : in  STD_LOGIC;
      b : in  STD_LOGIC;
      sum : out STD_LOGIC;
      carry : out STD_LOGIC
    );
end halfadder;
```


Port name of Halfadder (a,b,sum,carry)

```
begin


--Provide a different name for each half adder.
--instantiate and do port map for the half adders.

HA1 : halfadder port map (a,b,s1,c1);
HA2 : halfadder port map (s1, cin,sum,c2);
carry <= c1 or c2;  --final carry calculation


end;
```




# Half-Adder 1




```
HA1 : halfadder port map (a,b,s1,c1);
```



# Half-Adder 2



```
HA2 : halfadder port map (s1,cin,sum,c2);
```



## 8.2 Conditional Signal Assignment

```
signal_name <= expression1 when condition1 else  
                expression2 when condition2 else  
                [expressionN];
```

- Concurrent statement
- Conditions are evaluated successively until a true condition is found
- Conditions could be based on different signals

```
d <= a when b = '1' else  
    c when d = '0' else  
    e;
```

This means

1. When **b = '1'** then **d = a** or else
2. When **d = '0'** then **d = c** else
3. **d = e**




# Examples

```
Y <= (C and B) when a = '0'    else  
    '0' when b = '1'          else  
    '1'    when c = (d or e)    else  
    d;
```

```
Z <= "00" when D > "0010" and D <= "0110" else  
    "01" when D = "0101"    else  
    "10" when D > "1000" and D < "1100" else  
    "11";
```

# Example 2-to-1 MUX




```
OUT1 <= D0 when S = '0' else  
      D1;
```

This means

1. When **S = '0'** then **OUT1 = D0**  
or else
2. **OUT1 = D1**

# Example 4-to-1 MUX



```
OUT1 <= a when (s1 = '0' and s0 = '0') else  
      b when (s1 = '0' and s0 = '1') else  
      c when (s1 = '1' and s0 = '0') else  
      d;
```

## 8.3 Selected Signal Assignment

```
with expression_s select  
  signal_s <= expression1 [after delay-time] when choice1,  
    expression2 [after delay-time] when choice2,  
    ...  
    expression_n [after delay-time] when others];
```

- Concurrent statement
- Each line ends with ‘,’ and the last line with ‘;’
- “when others” is used to handle the default case, and also the don’t care cases
- No priority and based on a single signal

# Examples

```
with d select
  Y <= '0' when "000",
    '1' when "001",
    '1' when "010",
    '0' when "011",
    '1' when "100",
    '0' when "101",
    '1' when "110",
    '1' when "111",
  NULL when others;
```

This means

1. When **d = '000'** then **Y = '0'** or else
2. When **d = '001'** then **Y = '1'** or else
3. When **d = '010'** then **Y = '1'** or else
- .....
9. For **other cases (don't care)**, then **Y = NULL**


# Example 4-to-1 MUX

```
signal sel: integer;
```

```
sel <= 0 when (s1 = '0' and  
s0 = '0') else  
      1 when (s1 = '0' and  
s0 = '1') else  
      2 when (s1 = '1' and  
s0 = '0') else  
      3;
```

```
with sel select
```

```
  OUT1 <= a when 0,  
          b when 1,  
          c when 2,  
          d when others;
```



This means

1. When **sel** = '0' (00)  
then **OUT1** = a or else
2. When **sel** = '1' (01)  
then **OUT1** = b or else
3. When **sel** = '2' (10)  
then **OUT1** = c or else
4. **OUT1** = d

# Conditional

```
d <= a when b = '1' else  
      c when d = '0' else  
      e;
```

- Can be based on different signals
- Evaluated successively until a true condition is found

# Selected

```
with d select  
Y <= '0' when "000",  
      '0' when "011",  
      '0' when "101",  
      '1' when others;
```

- Based on a single signal only
- Only one condition is TRUE

**Question:** Which one will you use for the priority encoder?

## 8.4 Sequential Statements


- **Process statement** is used to enclose sequential statements that are executed in order
- **Sequential statements** are used in processes to specify how signals are assigned
- After all the sequential statements in the process are executed, the signals are assigned to their new values

```
[name:] process [(sensitivity_list)]  
begin  
    sequential statements  
end process;
```




# Multiple Process Statements

**Process statement** is concurrent statement and can have more than one Process statements in an architecture



# Recap from Lab Session 1

```
simgen: process          -- no sensitivity list
begin
    SW <= '0';
    wait for 50 ns;
    SW <= '1';
    wait for 100 ns;
    SW <= '0';
    wait for 50 ns
end process;
```



- **Without** the sensitivity list, the process will be run **continuously**
- **With** the sensitivity list, the process will be executed once when a **new event (change value)** occurs on any of the signals in the list

# Sensitivity List

```
proc1: process (a, b, c)
begin
    x <= a and b and c;
end process;
```

When either a, b or c changes from '1' to '0' or vice versa, the process will run one time to update the value of x

```
proc1: process
begin
    x <= a and b and c;
    wait on a, b, c;
end process;
```

# Wait Statement Forms

```
wait for 50 ns;
```

```
wait on a, b, c;
```

```
wait until signal = value;
```

```
wait until clk = '1';
```

The process will pause until clk changes to '1'

# WHILE Loop Statement

```
[label:] while condition loop  
    sequential statements  
end loop [label];
```

- Conditional loop statement
- Condition is tested before the execution of the loop
- Terminate when the condition tested becomes false

```
while i < 10 loop  
    while j < 20 loop  
        ...  
        j <= j + 1;  
    end loop;  
    i <= i + 1;  
end loop;
```

# FOR Loop Statement

```
[label:] for counter in range loop  
    sequential statements  
end loop [label];
```

- For the repeated execution of a sequence of statements a fixed number of times
- An iteration counter and a range are specified
- After an iteration, the counter is assigned the next value from the range
- Ascending order use **to**; descending order use **downto**

# FOR Loop Statement

Compute the squares of integer values between 1 and 10 and stores them into the i\_square array

```
for i in 1 to 10 loop  
    i_square (i) <= i * i;  
end loop;
```

i starts with 1, after computing i\_square (1)

i becomes 2 (i = 2).....

Until i = 10.

# FOR Loop Statement

```
entity match_bits is  
  port (a, b: in bit_vector (7 downto 0);  
        matches: out bit_vector (7 downto 0));  
end match_bits
```

```
architecture functional of match_bits is  
begin
```

```
  process (a, b)
```

```
  begin
```

```
    for i in 7 downto 0 loop
```

```
      matches (i) <= not (a(i) xor b(i));
```

```
    end loop;
```

```
end process;
```

```
end functional;
```

**what is the function?**



# FOR Loop Statement

- A set of **1-bit comparators** to compare the bits of the same order of vectors **a** and **b**
- Result is stored into the **matches** vector, which will contain '1' wherever the bits of the two vectors match and '0' otherwise

```
entity match_bits is
  port (a, b: in bit_vector (7 downto 0);
        matches: out bit_vector (7 downto 0));
end match_bits

architecture functional of match_bits is
begin
  process (a, b)
  begin
    for i in 7 downto 0 loop
      matches (i) <= not (a(i) xor b(i));
    end loop;
  end process;
end functional;
```


# NEXT Statement

```
next [label:] [when condition];
```

The execution of the current iteration is skipped and the control is passed to the beginning of the loop statement

```
for i in 1 to 10 loop  
    next when v(i) = '0';  
    count := count + 1;  
end loop;
```

# 8.5 Decoder Designs (2-to-4 decoder)



- Input A (2 bits)
- Output X (4 bits)

# Using Boolean Operators

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity decoder is
port(
    A : in STD_LOGIC_VECTOR(1 downto 0);
    X : out STD_LOGIC_VECTOR(3 downto 0)
);
end decoder;

architecture Structral of decoder is
begin
    X(0) <= not A(0) and not A(1);
    X(1) <= A(0) and not A(1);
    X(2) <= not A(0) and A(1);
    X(3) <= A(0) and A(1);
end Structral;
```

Input		Output			
$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

# Using CASE statement (Sequential)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity decoder is
port(
    A : in STD_LOGIC_VECTOR(1 downto 0);
    X : out STD_LOGIC_VECTOR(3 downto 0)
);
end decoder;

architecture Behavioral of decoder is
begin

    process(a)
    begin
        case A is
            when "00" => X <= "0001";
            when "01" => X <= "0010";
            when "10" => X <= "0100";
            when "11" => X <= "1000";
        end case;
    end process;
end Behavioral;
```

**case** expression is  
    **when** option1 =>  
statement;  
    **when** option2 =>  
statement;  
    ...  
    [**when others** =>  
statement;]  
**end case**;

When A is "00" X <= "0001"

Input		Output			
A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

# Using IF statement (Sequential)

```
entity decoder is
port(
    A : in STD_LOGIC_VECTOR(1 downto 0);
    X : out STD_LOGIC_VECTOR(3 downto 0)
);
end decoder;

architecture Behavioral of decoder is
begin
    process(a)
    begin
        if (A="00") then
            X <= "0001";
        elsif (A="01") then
            X <= "0010";
        elsif (A="10") then
            X <= "0100";
        else
            X <= "1000";
        end if;
    end process;
end Behavioral;
```

```
if condition then
    statement;
[elsif condition then
    statement;]
...
[else statement;]
end if;
```

If A is "00" X <= "0001"

Input		Output			
$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

# With Enable Input

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decode_2to4_top is
    Port ( A : in  STD_LOGIC_VECTOR (1 downto 0);      -- 2-bit input
          X : out STD_LOGIC_VECTOR (3 downto 0);      -- 4-bit output
          EN : in  STD_LOGIC);                        -- enable input
end decode_2to4_top;


architecture Behavioral of decode_2to4_top is
begin
    process (A, EN)
    begin
        X <= "1111";      -- default output value
        if (EN = '1') then -- active high enable pin
            case A is
                when "00" => X(0) <= '0';
                when "01" => X(1) <= '0';
                when "10" => X(2) <= '0';
                when "11" => X(3) <= '0';
                when others => X <= "1111";
            end case;
        end if;
    end process;
end Behavioral;
```

Active Low

## 8.6 Other Examples

```
entity encoder is
  port(
    a : in STD_LOGIC_VECTOR(3 downto 0);
    b : out STD_LOGIC_VECTOR(1 downto 0)
  );
end encoder;
```

```
architecture Behavioral of encoder is
begin
  process(a)
  begin
    case a is
      when "1000" => b <= "00";
      when "0100" => b <= "01";
      when "0010" => b <= "10";
      when "0001" => b <= "11";
      when others => b <= "ZZ";
    end case;
  end process;
end Behavioral;
```



Input				Output	
$A_3$	$A_2$	$A_1$	$A_0$	$B_1$	$B_0$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1



# Simulation

```

ENTITY tb_encoder IS
END tb_encoder;

ARCHITECTURE behavior OF tb_encoder IS
    COMPONENT encoder
        PORT(
            a : IN std_logic_vector(3 downto 0);
            b : OUT std_logic_vector(1 downto 0)
        );
    END COMPONENT;

    signal a : std_logic_vector(3 downto 0) := (others => '0');
    signal b : std_logic_vector(1 downto 0);
    BEGIN
        uut: encoder PORT MAP (a => a, b => b);
        stim_proc: process
        begin
            -- hold reset state for 100 ns.
            wait for 100 ns;
            a <= "0000";
            wait for 100 ns;
            a <= "0001";
            wait for 100 ns;
            a <= "0010";
            wait for 100 ns;
            a <= "0100";
            wait for 100 ns;
            a <= "1000";
            wait;
        end process;
    END;

```


Input				Output	
$A_3$	$A_2$	$A_1$	$A_0$	$B_1$	$B_0$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

```

entity encoder is
    port(
        a : in STD_LOGIC_VECTOR(3 downto 0);
        b : out STD_LOGIC_VECTOR(1 downto 0)
    );
end encoder;



architecture Behavioral of encoder is
begin
    process(a)
    begin
        case a is
            when "1000" => b <= "00";
            when "0100" => b <= "01";
            when "0010" => b <= "10";
            when "0001" => b <= "11";
            when others => b <= "ZZ";
        end case;
    end process;
end Behavioral;

```



# Recap (Decimal-to-Binary Encoder)

Inputs										Outputs			
0	1	2	3	4	5	6	7	8	9	$A_3$	$A_2$	$A_1$	$A_0$
1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	0	0	1	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	0	0	0	1	1	1
0	0	0	0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	0	0	0	0	0	1	1	0	0	1



# Encoder (Decimal-to-BCD Encoder)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
entity ENC3 is
```

```
    Port ( Q : in std_logic;
```

```
          R : in std_logic;
```

```
          S : in std_logic;
```

```
          T : in std_logic;
```

```
          U : in std_logic;
```

```
          V : in std_logic;
```

```
          W : in std_logic;
```

```
          X : in std_logic;
```

```
          Y : in std_logic;
```

```
          Z : in std_logic;
```

```
          OUT0 : out std_logic;
```

```
          OUT1 : out std_logic;
```

```
          OUT2 : out std_logic;
```

```
          OUT3 : out std_logic);
```

```
end ENC3;
```

```
architecture Behavioral of ENC3 is
```

```
begin
```


```
    process (Q,R,S,T,U,V,W,X,Y,Z)
```

```
    begin
```



Enter your codes here

```
    end process;
```

```
end Behavioral;
```




# BCD-to-7 Segment



Inputs				Outputs						
B0	B1	B2	B3	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>	<i>g</i>
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

# BCD-to-7 Segment

Inputs				Outputs
B0	B1	B2	B3	<i>a</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1



$$a = B0 + B2 + B1B3 + B1'B3'$$

`a <= B0 OR B2 OR (B1 AND B3) OR (NOT B1 AND NOT B3);`

# BCD-to-7 Segment

Inputs				Outputs
B0	B1	B2	B3	<i>e</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0


		$B_0B_1$			
		00	01	11	10
$B_2B_3$	00	1		x	1
	01			x	
	11			x	x
	10	1	1	x	x

$$e = B_2B_3' + B_1'B_3'$$

$e \leq (B_2 \text{ AND NOT } B_3) \text{ OR } (\text{NOT } B_1 \text{ AND NOT } B_3);$

# BCD-to-7 Segment

Inputs				Outputs
B0	B1	B2	B3	<i>f</i>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1




$$f =$$

$$f \leq$$

# BCD-to-7 Segment

Inputs				Outputs
B0	B1	B2	B3	<i>g</i>
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1




$$g =$$

$$g \leq$$



# Multiplexer



Input		output
S1	S0	Z
0	0	A
0	1	B
1	0	C
1	1	D

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity mux_4to1 is
    port(
        A,B,C,D : in STD_LOGIC;
        S0,S1: in STD_LOGIC;
        Z: out STD_LOGIC
    );
end mux_4to1;

architecture bhv of mux_4to1 is
begin
    process (A,B,C,D,S0,S1) is
    begin
        if (S0 = '0' and S1 = '0') then
            Z <= A;
        elsif (S0 = '1' and S1 = '0') then
            Z <= B;
        elsif (S0 = '0' and S1 = '1') then
            Z <= C;
        else
            Z <= D;
        end if;
    end process;
end bhv;
```

# Simulation

```
ENTITY tb_mux IS
END tb_mux;

ARCHITECTURE behavior OF tb_mux IS
  COMPONENT mux_4to1
  PORT (
    A : IN  std_logic;
    B : IN  std_logic;
    C : IN  std_logic;
    D : IN  std_logic;
    S0 : IN  std_logic;
    S1 : IN  std_logic;
    Z : OUT std_logic
  );
END COMPONENT;

signal A, B, C, D, S0, S1 : std_logic := '0';
signal Z : std_logic;


BEGIN

  uut: mux_4to1 PORT MAP (A => A,B => B,C => C,D => D,S0 => S0,S1 => S1,Z => Z);


  stim_proc: process
  begin
    -- hold reset state for 100 ns.
    wait for 100 ns;
    A <= '1';
    B <= '0';
    C <= '1';
    D <= '0';
    S0 <= '0'; S1 <= '0';
    wait for 100 ns;
    S0 <= '1'; S1 <= '0';
    wait for 100 ns;
    S0 <= '0'; S1 <= '1';
    wait for 100 ns;
    S0 <= '0'; S1 <= '1';
    wait for 100 ns;
    end process;

END;
```

Input		output
S1	S0	Z
0	0	A
0	1	B
1	0	C
1	1	D



# Demultiplexer



Input	Selection line		Output			
F	S1	S0	D	C	B	A
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	X	X	0	0	0	0


```

entity demux_1to4 is
    port(
        F : in STD_LOGIC;
        S0,S1: in STD_LOGIC;
        A,B,C,D: out STD_LOGIC
    );
end demux_1to4;

architecture bhv of demux_1to4 is
begin
    process (F,S0,S1) is
    begin
        if (S0 = '0' and S1 = '0') then
            A <= F;
        elsif (S0 = '1' and S1 = '0') then
            B <= F;
        elsif (S0 = '0' and S1 = '1') then
            C <= F;
        else
            D <= F;
        end if;
    end process;
end bhv;
    
```

**Problem?**

# D-Flip Flop



Inputs		Outputs		
<i>D</i>	<i>Clk</i>	Next <i>Q</i>	Next <i>Q'</i>	State
x	↓,0,1	<i>Q</i>	<i>Q'</i>	Hold
x	↑	<i>D</i>	<i>D'</i>	Set / Reset

Inputs		Outputs		
<i>D</i>	<i>Clk</i>	Next <i>Q</i>	Next <i>Q'</i>	State
x	↑,0,1	<i>Q</i>	<i>Q'</i>	Hold
x	↓	<i>D</i>	<i>D'</i>	Set / Reset

## Rising-edge triggered

```
process (clk)
begin
    if rising_edge(clk)
then
        q <= d;
    end if;
end process;
```

## Falling-edge triggered

```
process (clk)
begin
    if falling_edge(clk)
then
        q <= d;
    end if;
end process;
```

# D-Flip Flop with RESET

Edge condition comes before reset

Syn active “high” reset

Rising edge FF

```
process (clk)
begin
  if rising_edge(clk)
  then
    if sreset = '1' then
      q <= '0';
    else
      q <= d;
    end if;
  end if;
end process;
```

Syn active “low” reset

Falling edge FF

```
process (clk)
begin
  if falling_edge(clk)
  then
    if sreset = '0' then
      q <= '0';
    else
      q <= d;
    end if;
  end if;
end process;
```

# D-Flip Flop with RESET

Reset condition comes before edge

Asyn active “high” reset

Rising edge FF

```
process (clk, areset)
begin
    if areset = '1' then
        q <= '0';
    elsif rising_edge(clk) then
        q <= d;
    end if;
end process;
```

Asyn active “low” reset

Falling edge FF

```
process (clk, areset)
begin
    if areset = '0' then
        q <= '0';
    elsif falling_edge(clk) then
        q <= d;
    end if;
end process;
```

# D-Flip Flop with RESET

```
library ieee;
use ieee.std_logic_1164.all;

entity DFF is
port( din: in std_logic;
      clk: in std_logic;
      rst: in std_logic;
      dout: out std_logic);
end DFF;
```

```
architecture behavioral of DFF is
begin
  process(rst,clk,din)
  begin
    if (rst='1') then
      dout<='0';
    elsif(rising_edge(clk)) then
      dout<= din;
    end if;
  end process;

end behavioral;
```

# D-Flip Flop with SET and RESET

Asyn **set** active “high” , **reset** active “low”

Rising edge FF

```
process(clk, areset, aset)
begin
    if aset = '1' then
        q <= '1';
    elsif areset = '0' then
        q <= '0';
    elsif rising_edge(clk)
    then
        q <= d;
    end if;
end process;
```

Note: **set** has higher priority than **reset**



# T-Flip Flop with RESET

Rising edge FF

Asyn Active High Reset

$C$	$T$	$Q_{t+1}$	$\overline{Q_{t+1}}$	State
0	x	$Q_t$	$\overline{Q_t}$	Hold
1	0	$Q_t$	$\overline{Q_t}$	Hold
1	1	$\overline{Q_t}$	$Q_t$	Toggle

```
library ieee;
use ieee.std_logic_1164.all;

entity TFF is
port(  T: in std_logic;
      clk: in std_logic;
      areset: in std_logic;
      Q: out std_logic;
end TFF;
```

```
architecture behavioral of TFF is
signal tmp : std_logic;
begin
process (clk, areset)
begin

end process;
end behavioral;
```

# Simulation

