Projekt - Parkovací asistent



Členové týmu:

Jméno(ID)	GitHub
Gmitter Jakub (220814)	Link
Golian Igor (223288)	Link
Grenčík Dominik (220815)	Link
Hála David (220889)	Link

Zadání projektu:

Parkovací asistent s ultrazvukovým senzorem HC-SR04, zvuková signalizace pomocí PWM, signalizace pomocí LED bargrafu

Cíl projektu:


Cílem projektu je vytvořit program parkovací asistent, který bude napsaný v jazyce VHDL na desce A7-100T. Nejdůležitější částí programu tvoří ultrazvukový senzor HC-SR04, který zajišťuje vzdálenost od jednotlivých překážek. Senzor je doplněn LED bargrafem, který se bude postupně rozsvicovat podle dané vzdálenosti od překážek. Program také obsahuje zvukovou signalizaci pomocí bzučáku, který má za úkol upozornit na blížící se předmět.

Popis Hardwaru:


Deska A7-100T

Deska je kompletní platforma pro vývoj digitálních obvodů. Založená na nejnovějším poli FPGA od společnosti Artix-7 ™. Díky velkému vysokokapacitnímu FPGA, velkorysým externím pamětím, kolekci USB, Ethernetu a dalších portů může A7 hostit designy od úvodních kombinačních obvodů až po výkonné vestavěné procesory.

Popis Desky:



Callout	Description	Callout	Description	Callout	Description
1	FPGA programming DONE LED	8	User RGB LEDs	15	chipKIT processor reset
2	Shared USB JTAG / UART port	9	User slide switches	16	Pmod connectors
3	Ethernet connector	10	User push buttons	17	FPGA programming reset button
4	MAC address sticker	11	Arduino/chipKIT shield connectors	18	SPI flash memory
5	Power jack for optional external supply	12	Arduino/chipKIT shield SPI connector	19	Artix FPGA
6	Power good LED	13	chipKIT processor reset jumper	20	Micron DDR3 memory
7	User LEDs	14	FPGA programming mode	21	Dialog Semiconductor DA9062 power supply



Připojení pinů

Pmod JA	Connection	Pmod JB	Connection	Pmod JC	Connection	Pmod JD	Connection
Pin 1	G13	Pin 1	E15	Pin 1	U12	Pin 1	D4
Pin 2	B11	Pin 2	E16	Pin 2	V12	Pin 2	D3
Pin 3	A11	Pin 3	D15	Pin 3	V10	Pin 3	F4
Pin 4	D12	Pin 4	C15	Pin 4	V11	Pin 4	F3
Pin 7	D13	Pin 7	J17	Pin 7	U14	Pin 7	E2
Pin 8	B18	Pin 8	J18	Pin 8	V14	Pin 8	D2
Pin 9	A18	Pin 9	K15	Pin 9	T13	Pin 9	H2
Pin 10	K16	Pin 10	J15	Pin 10	U13	Pin 10	G2

Senzor HC-SR04

	Pmod	Connection
Trig	JC - Pin 1	U12
Echo	JA - Pin 1	G13
VCC	5V	External source
GND	GND	External source

Bzučák

	Pmod	Connection
Signal	JC - Pin 2	V12
VCC	JC - Pin 6	VCC
GND	IC - Pin 5	GND


LED bargraf

	Pmod	Connection
LED1	JB - Pin 1	E15
LED2	JB - Pin 2	E16
LED3	JB - Pin 3	D15
LED4	JB - Pin 4	C15
LED5	JB - Pin 7	J17
LED6	JB - Pin 8	J18
LED7	JB - Pin 9	K15
LED8	JB - Pin 10	J15
VCC	JB - Pin 6	VCC
GND	JB - Pin 5	GND


Senzor HC-SR04

Ultrazvukový senzor, který slouží především jako detektor překážek. Měřící vzdálenost je v rozsahu od 2cm do 4m. Obsahuje 4 pinový konektor se standartní roztečí 2,54mm. Piny: VCC, GND, TRIG, ECHO. Princip funkce senzoru: Nejprve vyšle 10us puls na pin Trigger, který následně vyšle 8 zvukových impulzů o frekvecni 40kHz. Poté co se vyslaný signál odrazí od překážky, vrátí se zpět na pin Echo. Pokud se překážka nachází nad 4m a signál se nevrátí do 38ms, pin Echo se nastaví automaticky na low.

Princip




Schéma



Bzučák


Pro zvukovou signalizaci pomocí PWM jsme zvolili jednoduchý piezo bzučák s napájecím napětím 5V.

Schéma




LED bargraf

Pro signalizaci jsme zvolili 8 segmentový LED bargraf.




Schéma

LED_BAR_GRAPH



Popis a simulace modulů VHDL:

top



```
entity top is
  Port (
            CLK100MHZ : in STD_LOGIC;
            ja : in STD_LOGIC_VECTOR (8-1 downto 0); -- sensor in
            jb : out STD_LOGIC_VECTOR (8-1 downto 0); -- ledbar
            jc : out STD_LOGIC_VECTOR (2-1 downto 0) -- sensor out, buzzer
  );
end top;
architecture Behavioral of top is
signal s_outputdistance : integer := 0;
signal s_clk : std_logic;
begin
uut_sensor : entity work.sensor
        port map(
             clk_i
                      => CLK100MHZ,
             trig_o \Rightarrow jc(0),
             echo_i => ja(0),
             outputdistace_o => s_outputdistance
        );
uut_led_bar : entity work.led_bar
        port map(
             outputdistance_i => s_outputdistance,
             led_bar_o(0) \Rightarrow jb(0),
             led_bar_o(1) \Rightarrow jb(1),
             led_bar_o(2) \Rightarrow jb(2),
             led_bar_o(3) \Rightarrow jb(3),
             led_bar_o(4) \Rightarrow jb(4),
             led_bar_o(5) \Rightarrow jb(5),
             led_bar_o(6) \Rightarrow jb(6),
```

sensor

```
entity sensor is
   Port (
         trig_o : out STD_LOGIC; --signal that will trigger the sensor
         echo_i : in STD_LOGIC;
                                   --signal from the sensor
                                    --clock
         clk_i : in std_LOGIC;
         );
end sensor;
architecture Behavioral of sensor is
type t_state_echo is (WAIT_TRIG, SEND_TRIG); --state machine
signal s_state_echo : t_state_echo;
                                          --signal of state machine
signal s cnt : unsigned(24 - 1 downto 0):= b"0000 0000 0000 0000 0000 0000";
--counter for state machine
constant c_DELAY_60ms : unsigned(24 - 1 downto 0) :=
b"0101 1011 1000 1101 1000 0000"; --constant 60ms
constant c_DELAY_10us : unsigned(24 - 1 downto 0) :=
b"0000_0000_0000_0011_1110_1000"; --constant 10us
constant c_ZERO : unsigned(24 - 1 downto 0) :=
b"0000_0000_0000_0000_0000"; --constant zero
signal s_outputdistance : integer := 0; --signal of outputdistace_o
begin
```

```
p_send_trig : process (clk_i)
begin
if rising_edge (clk_i) then
    case (s_state_echo) is
                     when WAIT_TRIG =>
                          if (s_cnt < c_DELAY_60ms) then
                              s_cnt <= s_cnt + 1;
                              trig_o <= '0';
                          else
                              s_state_echo <= SEND_TRIG;</pre>
                              s_cnt <= c_ZERO;</pre>
                          end if;
                     when SEND_TRIG =>
                          if (s_cnt < c_DELAY_10us) then
                              s_cnt <= s_cnt + 1;
                              trig_o <= '1';
                          else
                              s_cnt <= c_ZERO;</pre>
                              s_state_echo <= WAIT_TRIG;</pre>
                          end if;
    end case;
end if;
end process p_send_trig;
p_get_echo : process (clk_i, echo_i)
begin
if echo_i = '1' then
    if rising_edge (clk_i) then
        s_count <= s_count +1;</pre>
    end if;
end if;
if rising_edge (echo_i) then
    s_count <= 0;
end if;
if echo_i = '0' then
    s_outputdistance <= s_count/5800;</pre>
end if;
end process p_get_echo;
outputdistace_o <= s_outputdistance;</pre>
end Behavioral;
```

tb_sensor

```
entity tb_sensor is
-- Port ( );
end tb_sensor;
architecture Behavioral of tb_sensor is
    -- Local constants
   constant c_CLK_100MHZ_PERIOD : time := 10 ns;
   constant c_60ms : time := 60 ms;
   constant c_10us : time := 10 us;
    --Local signals
   signal s_clk_100MHz : std_logic;
   signal s_echo : std_logic;
   signal s_time := 23200us;
begin
   uut_sensor : entity work.sensor
       port map(
           clk_i => s_clk_100MHz,
           echo_i => s_echo
       );
    -- Clock generation process
   p_clk_gen : process
   begin
       while now < 4000 ms loop -- 4 sec of simulation
           s_clk_100MHz <= '0';
           wait for c CLK 100MHZ PERIOD / 2;
           s clk 100MHz <= '1';
           wait for c_CLK_100MHZ_PERIOD / 2;
       end loop;
       wait;
   end process p_clk_gen;
    -- Data generation process
    ______
   p_stimulus : process
   begin
   s_echo <= '0';
   wait for c 60ms;
   while now < 4000 ms loop -- 4 sec of simulation
           s_echo <= '0';
           wait for c_10us;
```

```
s_echo <= '1';
    wait for s_time;
    s_echo <= '0';
    wait for c_60ms - s_time;
    s_time <= s_time - 2400 us;
end loop;
wait;

end process p_stimulus;
end Behavioral;</pre>
```

Senzor simulace



led_bar

```
entity led_bar is
Port (
          outputdistance_i : in integer;
                                                              --real value of
distance
          );
end led bar;
architecture Behavioral of led_bar is
signal s_led_bar : std_logic_vector(8 - 1 downto 0);
                                                           --signal of
led bar o
begin
set_led_bar : process(outputdistance_i)
begin
if (outputdistance_i < 400 AND outputdistance_i >= 350) then
   s_led_bar <= "00000001";</pre>
elsif (outputdistance i < 350 AND outputdistance i >= 300) then
    s led bar <= "00000011";
elsif (outputdistance_i < 300 AND outputdistance_i >= 250) then
   s led bar <= "00000111";
elsif (outputdistance_i < 250 AND outputdistance_i >= 200) then
   s_led_bar <= "00001111";
elsif (outputdistance_i < 200 AND outputdistance_i >= 150) then
   s_led_bar <= "00011111";
elsif (outputdistance_i < 150 AND outputdistance_i >= 100) then
   s_led_bar <= "00111111";</pre>
```

```
elsif (outputdistance_i < 100 AND outputdistance_i >= 50) then
    s_led_bar <= "011111111";
elsif (outputdistance_i < 50 AND outputdistance_i > 0) then
    s_led_bar <= "11111111";
else
s_led_bar <= "000000000";
end if;

end process set_led_bar;

led_bar_o <= s_led_bar;


end Behavioral;</pre>
```

tb_led_bar

```
entity tb_led_bar is
-- Port ( );
end tb_led_bar;
architecture Behavioral of tb_led_bar is
    signal s_outputdistance : integer;
begin
uut_led_bar : entity work.led_bar
        port map(
             outputdistance_i => s_outputdistance
        );
    -- Data generation process
    p_stimulus : process
    begin
        s_outputdistance <= 425;</pre>
        wait for 200ms;
        s_outputdistance <= 400;</pre>
        wait for 200ms;
        s_outputdistance <= 375;</pre>
        wait for 200ms;
        s_outputdistance <= 350;</pre>
        wait for 200ms;
        s_outputdistance <= 325;</pre>
        wait for 200ms;
        s_outputdistance <= 300;</pre>
        wait for 200ms;
         s_outputdistance <= 275;</pre>
        wait for 200ms;
```

```
s_outputdistance <= 250;</pre>
         wait for 200ms;
         s_outputdistance <= 225;</pre>
         wait for 200ms;
         s outputdistance <= 200;
         wait for 200ms;
         s_outputdistance <= 175;</pre>
         wait for 200ms;
         s_outputdistance <= 150;</pre>
         wait for 200ms;
         s_outputdistance <= 125;</pre>
         wait for 200ms;
         s_outputdistance <= 100;</pre>
         wait for 200ms;
         s_outputdistance <= 75;</pre>
         wait for 200ms;
         s_outputdistance <= 50;</pre>
         wait for 200ms;
         s_outputdistance <= 25;</pre>
         wait;
    end process p_stimulus;
end Behavioral;
```

Led bar simulace



clock_buzzer


```
entity clock_buzzer is
port(
         clk_i : in std_logic; --original clock input
         clk_buzz_o : out std_logic --transformed clock output
     );
end clock_buzzer;
architecture Behavioral of clock_buzzer is
```

```
signal s_cnt : unsigned(16 - 1 downto 0):= b"0000_0000_0000_0000";
                                                                           --counter
signal s_clk : std_logic := '0';
                                                                           --signal
of clk_buzz_o
constant c_freq : unsigned(16 - 1 downto 0):= b"1100_1101_0001_0100"; --constant
(52500)
begin
p_clock_buzzer : process(clk_i)
    begin
    if s_cnt = c_freq then
        s_clk <= not(s_clk);</pre>
        s_cnt <= (others => '0');
    end if;
    if rising_edge(clk_i) then
        s_cnt <= s_cnt + 1;
    end if;
end process p_clock_buzzer;
    clk_buzz_o <= s_clk;</pre>
end Behavioral;
```

tb_clock_buzzer

```
begin
      while now < 4000 ms loop
                                -- 4 sec of simulation
          s_clk_100MHz <= '0';
          wait for c_CLK_100MHZ_PERIOD / 2;
          s clk 100MHz <= '1';
          wait for c_CLK_100MHZ_PERIOD / 2;
      end loop;
      wait;
   end process p_clk_gen;
   -- Data generation process
   ______
   p_stimulus : process
   begin
      wait;
   end process p_stimulus;
end Behavioral;
```

Clock buzzer simulace



buzzer

```
entity buzzer is
Port (
         buzzer_o : out std_logic
                                        --buzzer output
         );
end buzzer;
architecture Behavioral of buzzer is
signal s_buzzer : std_logic := '0';
                                       --signal of buzzer output
signal s_buzzer_freq : time := 0ms;
                                        --time variable for buzzer
frquency
begin
buzzer : process (clk_buzz_i)
begin
if rising_edge(clk_buzz_i) then
```

```
if(s_buzzer_freq /= @us) then
        s buzzer <= '0';
        s_buzzer <= '1' after s_buzzer_freq;</pre>
    end if;
end if;
end process buzzer;
buzzer_freq : process(outputdistance_i)
begin
if (outputdistance_i < 400 AND outputdistance_i > 350) then
    s_buzzer_freq <= 1050us;</pre>
elsif (outputdistance_i < 350 AND outputdistance_i > 300) then
    s_buzzer_freq <= 900us;</pre>
elsif (outputdistance_i < 300 AND outputdistance_i > 250) then
    s_buzzer_freq <= 750us;</pre>
elsif (outputdistance_i < 250 AND outputdistance_i > 200) then
    s buzzer freq <= 600us;
elsif (outputdistance_i < 200 AND outputdistance_i > 150) then
    s_buzzer_freq <= 450us;</pre>
elsif (outputdistance_i < 150 AND outputdistance_i > 100) then
    s_buzzer_freq <= 300us;</pre>
elsif (outputdistance_i < 100 AND outputdistance_i > 50) then
    s_buzzer_freq <= 150us;</pre>
elsif (outputdistance_i < 50 AND outputdistance_i > 0) then
    s_buzzer_freq <= @us;</pre>
end if;
end process buzzer_freq;
buzzer_o <= s_buzzer;</pre>
end Behavioral;
```

tb_buzzer

```
entity tb_buzzer is
-- Port ( );
end tb_buzzer;

architecture Behavioral of tb_buzzer is

   constant c_buzz_freq : time := 525 us;
   signal s_outputdistance : integer;
   signal s_clk_buzz : std_logic;

begin

uut_buzzer : entity work.buzzer
   port map(
```

```
outputdistance_i => s_outputdistance,
        clk_buzz_i => s_clk_buzz
    );
p_clkbuzz : process
begin
    while now < 4000 ms loop -- 4 sec of simulation
        s clk buzz <= '0';
        wait for c_buzz_freq;
        s_clk_buzz <= '1';</pre>
        wait for c_buzz_freq;
    end loop;
    wait;
end process p_clkbuzz;
-- Data generation process
p_stimulus : process
begin
    s_outputdistance <= 425;</pre>
    wait for 2ms;
    s_outputdistance <= 400;</pre>
    wait for 2ms;
    s_outputdistance <= 375;</pre>
    wait for 2ms;
    s_outputdistance <= 350;</pre>
    wait for 2ms;
    s_outputdistance <= 325;</pre>
    wait for 2ms;
    s outputdistance <= 300;
    wait for 5ms;
    s_outputdistance <= 275;</pre>
    wait for 5ms;
    s_outputdistance <= 250;</pre>
    wait for 5ms;
    s_outputdistance <= 225;</pre>
    wait for 5ms;
    s_outputdistance <= 200;</pre>
    wait for 5ms;
    s outputdistance <= 175;
    wait for 5ms;
    s_outputdistance <= 150;</pre>
    wait for 5ms;
    s outputdistance <= 125;
    wait for 5ms;
    s_outputdistance <= 100;</pre>
    wait for 5ms;
    s_outputdistance <= 75;</pre>
    wait for 5ms;
    s outputdistance <= 50;
    wait for 5ms;
    s_outputdistance <= 25;</pre>
```

```
wait;
end process p_stimulus;
end Behavioral;
```

Buzzer simulace



Video:

Link

Použité zdroje:

- 1. Deska https://reference.digilentinc.com/reference/programmable-logic/arty-a7/reference-manual
- 2. Ultrazvukový senzor https://cdn.sparkfun.com/datasheets/Sensors/Proximity/HCSR04.pdf
- 3. Bzučák https://www.pantechsolutions.net/blog/buzzer-interface-with-fpga/
- 4. Informace https://github.com/tomas-fryza/Digital-electronics-1