

# Digital-electronics-1

## Labs/08-traffic\_lights

Dominik Grenčík, 220815

Digital-electronics-1

### 1. Preparation tasks


- State table

Input P	0	0	1	1	0	1	0	1	1	1	1	0	0	1	1	1
Clock	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
State	A	A	B	C	C	D	A	B	C	D	B	B	B	C	D	B
Output R	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0

- Table with color settings


RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

- Figure with connection of RGB LEDs on Nexys A7 board



### 2. Traffic light controller

- State diagram



- Listing of VHDL code of sequential process p\_traffic\_fsm

```

p_traffic_fsm : process(clk)
begin
  if rising_edge(clk) then
    if (reset = '1') then          -- Synchronous reset
      s_state <= STOP1 ;           -- Set initial state
      s_cnt   <= c_ZERO;           -- Clear all bits

    elsif (s_en = '1') then
      -- Every 250 ms, CASE checks the value of the s_state
      -- variable and changes to the next state according
      -- to the delay value.
      case s_state is

        -- If the current state is STOP1, then wait 1 sec
        -- and move to the next GO_WAIT state.
        when STOP1 =>
          -- Count up to c_DELAY_1SEC
          if (s_cnt < c_DELAY_1SEC) then

```

```
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= WEST_GO;
        -- Reset local counter value
        s_cnt <= c_ZERO;
    end if;

when WEST_GO =>

    if (s_cnt < c_DELAY_4SEC) then
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= WEST_WAIT;
        -- Reset local counter value
        s_cnt <= c_ZERO;
    end if;

when WEST_WAIT =>

    if (s_cnt < c_DELAY_2SEC) then
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= STOP2;
        -- Reset local counter value
        s_cnt <= c_ZERO;
    end if;

when STOP2 =>

    if (s_cnt < c_DELAY_1SEC) then
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= SOUTH_GO;
        -- Reset local counter value
        s_cnt <= c_ZERO;
    end if;

when SOUTH_GO =>

    if (s_cnt < c_DELAY_4SEC) then
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= SOUTH_WAIT;
        -- Reset local counter value
        s_cnt <= c_ZERO;
    end if;

when SOUTH_WAIT =>
```

```

        if (s_cnt < c_DELAY_2SEC) then
            s_cnt <= s_cnt + 1;
        else
            -- Move to the next state
            s_state <= STOP1;
            -- Reset local counter value
            s_cnt <= c_ZERO;
        end if;

        -- It is a good programming practice to use the
        -- OTHERS clause, even if all CASE choices have
        -- been made.
        when others =>
            s_state <= STOP1;

    end case;
end if; -- Synchronous reset
end if; -- Rising edge
end process p_traffic_fsm;

```


- Listing of VHDL code of combinatorial process p\_output\_fsm

```

p_output_fsm : process(s_state)
begin
    case s_state is
        when STOP1 =>
            south_o <= "100"; -- Red (RGB = 100)
            west_o  <= "100"; -- Red (RGB = 100)
        when WEST_GO =>
            south_o <= "100"; -- Red (RGB = 100)
            west_o  <= "010"; -- Green (RGB = 010)
        when WEST_WAIT =>
            south_o <= "100"; -- Red (RGB = 100)
            west_o  <= "110"; -- Yellow (RGB = 110)
        when STOP2 =>
            south_o <= "100"; -- Red (RGB = 100)
            west_o  <= "100"; -- Red (RGB = 100)
        when SOUTH_GO =>
            south_o <= "010"; -- Green (RGB = 010)
            west_o  <= "100"; -- Red (RGB = 100)
        when SOUTH_WAIT =>
            south_o <= "110"; -- Yellow (RGB = 110)
            west_o  <= "100"; -- Red (RGB = 100)
        when others =>
            south_o <= "100"; -- Red
            west_o  <= "100"; -- Red
    end case;
end process p_output_fsm;

```

- Screenshot of simulation




3. Smart controller

- State table

State	South	West	DELAY
STOP1	red	red	1 sec
SENSOR1	W = 0 and S = 1                      (W = 1 and S = 1) or (W = 1 and S = 0)		0 sec
WEST_GO	red	green	4 sec
WEST_WAIT	red	yellow	2 sec
STOP2	red	red	1 sec
SENSOR2	(W = 1 and S = 1) or (W = 0 and S = 1)                      W = 1 and S = 0		0 sec
SOUTH_GO	green	red	4 sec
SOUTH_WAIT	yellow	red	2 sec

- State diagram



- Listing of VHDL code of sequential process p\_smart\_traffic\_fsm

```

p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then           -- Synchronous reset
            s_state <= STOP1 ;           -- Set initial state
            s_cnt   <= c_ZERO;           -- Clear all bits

        elsif (s_en = '1') then
            -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            case s_state is

                -- If the current state is STOP1, then wait 1 sec
                -- and move to the next GO_WAIT state.
                when STOP1 =>
                    -- Count up to c_DELAY_1SEC
                    if (s_cnt < c_DELAY_1SEC) then
                        s_cnt <= s_cnt + 1;
                    else
                        -- Move to the next state
                        s_state <= SENSOR1;
                        -- Reset local counter value

```

```
        s_cnt    <= c_ZERO;
    end if;

    when SENSOR1 =>

        if (traffic_west = "1" and traffic_south = "1") then
            s_state <= WEST_GO;
        elsif (traffic_west = "1" and traffic_south = "0") then
            s_state <= WEST_GO;
        elsif (traffic_west = "0" and traffic_south = "1") then
            s_state <= SOUTH_GO;
        elsif (traffic_west = "0" and traffic_south = "0") then
            s_state <= STOP1;
        end if;

    when WEST_GO =>

        if (s_cnt < c_DELAY_4SEC) then
            s_cnt <= s_cnt + 1;
        else
            -- Move to the next state
            s_state <= WEST_WAIT;
            -- Reset local counter value
            s_cnt    <= c_ZERO;
        end if;

    when WEST_WAIT =>

        if (s_cnt < c_DELAY_2SEC) then
            s_cnt <= s_cnt + 1;
        else
            -- Move to the next state
            s_state <= STOP2;
            -- Reset local counter value
            s_cnt    <= c_ZERO;
        end if;

    when STOP2 =>

        if (s_cnt < c_DELAY_1SEC) then
            s_cnt <= s_cnt + 1;
        else
            -- Move to the next state
            s_state <= SENSOR2;
            -- Reset local counter value
            s_cnt    <= c_ZERO;
        end if;

    when SENSOR2 =>

        if (traffic_west = "1" and traffic_south = "1") then
            s_state <= SOUTH_GO;
        elsif (traffic_west = "1" and traffic_south = "0") then
            s_state <= WEST_GO;
```

```
        elsif (traffic_west = "0" and traffic_south = "1") then
            s_state <= SOUTH_GO;
        elsif (traffic_west = "0" and traffic_south = "0") then
            s_state <= STOP2;
        end if;

    when SOUTH_GO =>

        if (s_cnt < c_DELAY_4SEC) then
            s_cnt <= s_cnt + 1;
        else
            -- Move to the next state
            s_state <= SOUTH_WAIT;
            -- Reset local counter value
            s_cnt <= c_ZERO;
        end if;

    when SOUTH_WAIT =>

        if (s_cnt < c_DELAY_2SEC) then
            s_cnt <= s_cnt + 1;
        else
            -- Move to the next state
            s_state <= STOP1;
            -- Reset local counter value
            s_cnt <= c_ZERO;
        end if;

    -- It is a good programming practice to use the
    -- OTHERS clause, even if all CASE choices have
    -- been made.
    when others =>
        s_state <= STOP1;

    end case;
end if; -- Synchronous reset
end if; -- Rising edge
end process p_smart_traffic_fsm;
```