### **Parallel Computing**


#### **Dominik Adamski**

Łódź, 21.02.2018

#### Content

- Motivation
- OpenMP
- CUDA
- Tiling optimization
- General guidelines
- Literature

#### Motivation



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

### Motivating Example

```
using namespace std;
   typedef array<array<float, 256>, 256> Matrix;
3
   unique ptr<Matrix> mm seq(const unique ptr<Matrix> & a,
5 ▼ » » » » const unique ptr<Matrix> & b) {
   unique ptr <Matrix> c (new Matrix);
7 \nabla » for (int i = 0; i < 256; ++i) {
10 \vee » » for (int k = 0; k < 256; ++k) {
11 » » » element += (*a)[i][k] * (*b)[k][j];
return c;
```

- Easy for parallelization
- All loops can be parallelized
- One of the basic mathematical operation

#### OpenMP

- Set of compiler pragmas, library routines and environment variable
- Support for multi-platform shared memory multiprocessing programming in C/C++ and Fortran
- Cross platform
- Current stable version 4.5 (added support for offloading)
- Available for gcc, clang, icc, msvc (only version 2.0)
- Support parallelization on multiple levels (simd, loops, tasks)

#### OpenMP vs C++ threads

#### **OpenMP**

- Minimal code refactoring
- Limited application range
- Required compiler support

- C++ threads
- Large code refactoring
- Broad application range
- Part of C++11 standard

#### OpenMP – Example 1/2

```
#pragma omp parallel for
5 \nabla » for (int i = 0; i < 256; ++i) {
    \rightarrow for (int j = 0; j < 256; ++j) {
  » » » float element = 0;
 12 » » }
13
14
   //gcc -fopenmp test.c -lgomp -> parallel execution
15
16
   //gcc test.c -> sequential execution
```

- Only one pragma
- Loop in line 5 parallelized
- All variables declared outside pragma are shared
- Variables declared inside pragma scope and loop counter of parallelized loop are private

### OpenMP – Example 2/2

```
for (int i = 0; i < 256; ++i) {
 \rightarrow for (int j = 0; j < 256; ++j) {
|» » » float element = 0;
#pragma omp parallel for reduction(+ : element)
  \rightarrow for (int k = 0; k < 256; ++k) {
```

- Reduction →
   result of
   accumulation
   multiple values
   into one variable
- Cannot be parallelized by simple parallel for clause

#### **CUDA** - Introduction

- Parallel computing on GPU
- Designed for C/C++ and Fortran
- Created by Nvidia
- Available only on Nvidia GPUs
- Heterogenous programming





Image source: http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#introduction

# CUDA – Heterogenous Programming

- Host CPU executes C program
- CUDA threads operate on physically separate GPU device
- Memory transform is needed
- Before Pascal architecture and CUDA 6 memory transform calls need to be explicitly defined



Source: https://en.wikipedia.org/wiki/CUDA

#### CUDA – Thread Hierarchy

- Threads are organized in blocks
- Each thread is given unique threadIdx
- In one block can be up to 1024 threads – hardware dependent
- Number of blocks is dependent on data size or number of processors




Image source: http://docs.nvidia.com/cuda/cuda-cprogramming-guide/index.html#introduction

### CUDA – Memory Hierarchy

- Per thread memory visible only for given thread (registers)
- Thread can access perblock and global memory
- Block memory visible only for threads in given block (L1 cache)




Image source:

http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#introduction

#### CUDA – Host code 1/2

```
void cuda multiplication (const float *mat a,
       float void *mat b, float* mat c)
    \rightarrow size t pitch a =0, pitch b =0, pitch c = 0;
    » float *dev mat a, *dev mat b, *dev mat c;
  » » cudaMallocPitch(&dev mat a, &pitch a,
  » » MATRIX SIZE); //number of rows
  12
    >> cudaMemcpy2D(dev mat a, pitch a, mat a,
 » » MATRIX SIZE, cudaMemcpyHostToDevice); //ncols, type
    //the same for dev mat b
```

- cudaMallocPitch
   (line 8): allocate
   memory on
   device.
   Recommended for
   2D arrays.
- CudaMemcpy2D
   (line 13): transfer
   input data from
   host to device

#### CUDA – Host code 2/2

```
» » dim3 dimBlock(TILE SIZE,TILE SIZE);
        dim3 dimGrid(MATRIX SIZE/TILE SIZE, MATRIX SIZE/TILE SIZE);
20
21
        MatMulKernel<<<dimGrid, dimBlock>>>(dev mat a, dev mat b,
   » » » dev mat c,pitch a, pitch b, pitch c);
23
24
   » » » MATRIX SIZE, cudaMemcpyDeviceToHost);
28
        cudaFree(dev mat a);
  » » cudaFree(dev mat b);
30
31
        cudaFree(dev mat c);
32
```

- Lines 19-20: definition of block and grid layout
- Lines 22-23: kernel invocation
- Lines 25-27: copy matrix result to host
- Lines 29-31: free device memory

#### CUDA – First kernel 1/2

```
global void MatMulKernel(float* A, float *B,
   » » float *C,size t pitch a, size t pitch b,
   » » size t pitch c)
     int col = blockIdx.x * blockDim.x + threadIdx.x;
      int row = blockIdx.y * blockDim.y + threadIdx.y;
   |> float* c ptr = (float*)((char*)C + row * pitch c) + col;
   >> float res = 0;
11 \checkmark » for (int k = 0; k < MATRIX SIZE; ++k) {
  » float* b ptr = (float*)((char*)B + k * pitch b) + col;
  *c ptr = res;
```

- \_\_global\_\_\_ (line2) indicates function called by host
- blockIdx (line 6-7)block identifier
- blockDim (line 6-7) denotes size of block
- threadIdx (line 6-7) thread identifier

#### CUDA – First kernel 2/2

```
global void MatMulKernel(float* A, float *B,
    » » float *C,size t pitch a, size t pitch b,
    » » size t pitch c)
    int col = blockIdx.x * blockDim.x + threadIdx.x;
    » int row = blockIdx.y * blockDim.y + threadIdx.y;
8
   >> float* c ptr = (float*)((char*)C + row * pitch c) + col;
  \rightarrow float res = 0;
11 \checkmark » for (int k = 0; k < MATRIX SIZE; ++k) {
  * * float* a_ptr = (float*)((char*)A + row * pitch_a) + k; • Each thread
   » » res += (*a ptr) * (*b ptr);
      *c ptr = res;
```

- c\_ptr, a\_ptr, b\_ptr (lines 9, 12-13) denote pointers to global device memory
- calculates one element of output array

## Tiling optimization

- Minimization of memory bottleneck
- Efficient usage of cache memory
- Beneficial for CPU and GPU computations




Image source: http://docs.nvidia.com/cuda/cuda-cprogramming-guide/index.html

### Tiling optimization - CPU

```
unique ptr<Matrix> multiply omp tile(const unique ptr<Matrix> & a,
   3 ▼ {
    » unique ptr <Matrix> c (new Matrix);
    //Assumption: MATRIX SIZE == N * TILE SIZE, where N is an integer
   » for (int i = 0; i < MATRIX SIZE; i+=TILE SIZE)</pre>
    » » for (int ii = i; ii < i + TILE SIZE; ++ii)</pre>
   " " or (int j = 0; j < MATRIX SIZE; j+=TILE SIZE)</pre>
   "> > > for (int jj = j; jj < j + TILE SIZE; ++jj)</pre>
  ▼ » » » » {
   " " " " " " for (int k = 0; k < MATRIX SIZE; ++k)</pre>
   |» » » » }
14
15
16
    » return c;
```

- Added two additional loops (lines 7 and 9)
- Firstly calculated values inside one tile
- Size of tile dependent on hardware and software
- The best tile minimal number of cache misses

### Tiling Optimization – GPU 1/2

```
device MATRIX TYPE GetElement(MATRIX TYPE* A,int row, int col,
    » » size t pitch) {
    » return *(MATRIX TYPE*)(((char*)A + row * pitch) + col);
4
    global void MatMulKernelTiled(MATRIX TYPE *A, MATRIX TYPE
    » *B, MATRIX TYPE *C, size t pitch a, size t pitch b, size t
    » » pitch c) {
    » shared MATRIX TYPE tile a[BLOCK SIZE][BLOCK SIZE];
    shared MATRIX TYPE tile b[BLOCK SIZE][BLOCK SIZE];
   |» int row = blockIdx.y * BLOCK SIZE + threadIdx.y;
   » int col = blockIdx.x * BLOCK SIZE + threadIdx.x;
  \rightarrow int tmp = 0;
```

- \_\_device\_\_ (line
   1) function is called only inside GPU
- \_\_shared\_\_ (lines 9-10) tile arrays are located in fast block memory and are common for all threads inside one block

### Tiling Optimization – GPU 2/2

```
16 \checkmark » for (int k = 0; k < gridDim.y; ++k) {
   » » tile a[threadIdx.y][threadIdx.x] = GetElement(A, row,
   » » » k*BLOCK SIZE + threadIdx.x, pitch a);
   » » tile b[threadIdx.y][threadIdx.x] = GetElement(B, k* BLOCK SIZE
  » » » + threadIdx.y, col, pitch b);
        //Wait for finish of tile copy
   » » __syncthreads();
23 ▼ » » for (int kk = 0; kk < BLOCK SIZE; ++kk) {
   » » tmp += tile a[threadIdx.y][kk] * tile b[kk][threadIdx.x];
25
   » » //Wait until all computation is done before loading new tile
    » » syncthreads();
27
28
    MATRIX_TYPE* c_ptr = (MATRIX_TYPE*)((char*)C + row * pitch c) + col;
     *c ptr = tmp;
30
```

- Lines 17-20: fill tile matrix
- \_\_syncthreads
   (lines 22, 27) –
   lightweight
   synchronization of
   all threads inside
   one block
- Lines 23-25: calculate value of one output element

### General guidelines

- Profile your code to find bottlenecks
- Try to fully reuse available components
- Reduce cache misses for CPU
- Reuse fast per-block GPU memory efficiently
- Minimize number of memory transport for heterogenous computing
- Use advanced compiler tools which support aggressive code optimization (for example Polly)
- Use dedicated libraries

#### Further readings

- OpenMP specification: http://www.openmp.org/specifications/
- CUDA Programming Guide: http://docs.nvidia.com/cuda/cuda-c-programming-guide/
- Scott Meyer's presentation about CPU cache: https://www.youtube.com/watch?v=WDIkqP4JbkE
- Introduction to Data-Oriented Design: http://www.dice.se/wp-content/uploads/2014/12/In troduction\_to\_Data-Oriented\_Design.pdf

Thank you for your attention.