

Hardware timer

1.0

Generated by Doxygen 1.8.18

1 File Index	1
1.1 File List	1
2 File Documentation	3
2.1 altera_avalon_timer_regs.h File Reference	3
2.1.1 Macro Definition Documentation	3
2.1.1.1 TIMER_READ	3
2.1.1.2 TIMER_RESET	3
2.1.1.3 TIMER_START	4
2.1.1.4 TIMER_STOP	4
Index	5

Chapter 1

File Index

1.1 File List

Here is a list of all files with brief descriptions:

altera_avalon_timer_regs.h	3
--	---

Chapter 2

File Documentation

2.1 altera_avalon_timer_regs.h File Reference

```
#include <io.h>
#include <system.h>
```

Macros

- #define [TIMER_STOP\(\)](#) IOWR_32DIRECT(TIMER_HW_IP_0_BASE,4,0x00000000)
timer.h
- #define [TIMER_RESET\(\)](#) IOWR_32DIRECT(TIMER_HW_IP_0_BASE,4,0x40000000)
Write "10" to bits 31-30.
- #define [TIMER_START\(\)](#) IOWR_32DIRECT(TIMER_HW_IP_0_BASE,4,0x80000000)
Read 32 bits from data register.
- #define [TIMER_READ\(\)](#) IORD_32DIRECT(TIMER_HW_IP_0_BASE,0)

2.1.1 Macro Definition Documentation

2.1.1.1 [TIMER_READ](#)

```
#define TIMER_READ( ) IORD_32DIRECT(TIMER_HW_IP_0_BASE,0)
```

2.1.1.2 [TIMER_RESET](#)

```
#define TIMER_RESET( ) IOWR_32DIRECT(TIMER_HW_IP_0_BASE,4,0x40000000)
```

Write "10" to bits 31-30.

2.1.1.3 TIMER_START

```
#define TIMER_START( ) IOWR_32DIRECT(TIMER_HW_IP_0_BASE,4,0x80000000)
```

Read 32 bits from data register.

2.1.1.4 TIMER_STOP

```
#define TIMER_STOP( ) IOWR_32DIRECT(TIMER_HW_IP_0_BASE,4,0x00000000)
```

timer.h

Created on: 23.03.2021 Author: Dominik Socher Device driver for Timer_IP. < Write "00" to bits 31-30 Write "01" to bits 31-30

Index

altera_avalon_timer_regs.h, [3](#)
 TIMER_READ, [3](#)
 TIMER_RESET, [3](#)
 TIMER_START, [3](#)
 TIMER_STOP, [4](#)

TIMER_READ
 altera_avalon_timer_regs.h, [3](#)

TIMER_RESET
 altera_avalon_timer_regs.h, [3](#)

TIMER_START
 altera_avalon_timer_regs.h, [3](#)

TIMER_STOP
 altera_avalon_timer_regs.h, [4](#)