

TPU Instruction Set Architecture v1.3

Revision 4

September 21st 2015

Domipheus Labs

Contents

Version History.....	3
Known Issues.....	4
Missing instructions	4
Latencies	4
Endianness	4
Glossary.....	4
Instruction Forms.....	6
Definitions	6
Layout.....	6
Instruction Listing.....	7
add.s, add.u.....	7
addi.u	7
sub.s, sub.u	7
subi.u.....	7
or	9
xor	9
and	9
not.....	9
read, read.w, read.b.....	10
write, write.w, write.b	10
load.h, load.l	10
cmp.s, cmp.u	11
shl.....	12
shr	12
br	13
bi	13
br.eq, br.az, br.bz, br.anz, br.bnz, br.gt, br.lt.....	13
bro.eq, bro.az, bro.bz, bro.anz, bro.bnz, bro.gt, bro.lt.....	14
spc	14
sstatus	14

Version History

Version	Description	Date
1.0	Initial	
1.1	Added Save PC, Save Status, add immediate unsigned, sub immediate unsigned, Jump conditional to relative offset	July 31 2015
1.2	References to jumps replaced with branches. Branch conditionals with new instruction forms. Read and Write now have a signed offset in the encoding.	August 3 2015
1.3	Byte addressing modes for read/write & endianness	September 21 st 2015

Known Issues

Missing instructions

Instructions are currently missing from this version of the ISA and will be added in time. Currently missing instructions include the following table, but it is not complete.

Branch to relative offset

Latencies

Latencies are not fully known until CPU design is finalized; however, all instructions apart from memory read and write take a fixed amount of cycles. Memory read and write add additional latencies.

TPU is not pipelined.

Each instruction takes at minimum 7 clock cycles.

Endianness

TPU is currently big endian. 16 bit values are stored from bit 15 to bit 0 as MSB to LSB high byte to low byte.

When reading/writing 16-bit words to and from memory, the most significant byte will be written to the smaller address, the least significant byte written to address+1.

Glossary

Op	Op Code
Rd	Destination Register
F	Function flags
Ra	Source Register A
Rb	Source Register B
Imm	Immediate Value
Fs	Signed Flag
R	Reserved
X	Undefined
C	Conditiona flags

Instruction Forms

Definitions

- Form RRR
 - Destination and two source registers
- Form RRs
 - Two source registers, optional immediate
- Form RRd
 - One destination and one source register, optional immediate
- Form CRsl
 - Ass RRd, however, rD is used as a constant flag section.
- Form CRR
 - Condition flags and two source registers
- Form R
 - A single source register
- Form RRImm
 - Destination, Source and 4-bit immediate.
- Form RImm
 - Destination register with 8-bit immediate value
- Form Imm
 - 8-bit immediate value
- Form RRImm
 - Destination reg, source reg and 4-bit immediate

All forms have various flag and unused bit spaces that instruction operations may use.

Layout

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RRR	opcode				rD			F	rA			rB			Unused		
RRs	opcode				Imm[4:2]			F	rA			rB			Imm[1:0]		
RRd	opcode				rD			F	rA			5-bit immediate					
CRsl	opcode				C			F	rA			5-bit immediate					
CRR	opcode				C			F	rA			rB			Unused		
RRImm	opcode				rD			F	rA			4-bit Immediate				?	
R	opcode				rD			F	Unused								
RImm	opcode				rD			F	8-bit Immediate Value								
Imm	opcode				Unused			F	8-bit Immediate Value								

Instruction Listing

add.s, add.u

Add signed or unsigned

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Rd	Rd	Rd	S	Ra	Ra	Ra	Rb	Rb	Rb	R	0

$$\text{Regs}[\text{Rd}] = \text{Regs}[\text{Ra}] + \text{Regs}[\text{Rb}]$$

The bit *S* indicates whether the addition operation is signed. If *S* is 1, the operands are taken as signed integer values, unsigned otherwise.

addi.u

Add unsigned immediate

Instruction Form RRImm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Rd	Rd	Rd	0	Ra	Ra	Ra	Imm	Imm	Imm	Imm	1

$$\text{Regs}[\text{Rd}] = \text{Regs}[\text{Ra}] + \text{Imm}$$

sub.s, sub.u

Subtract signed or unsigned

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	Rd	Rd	Rd	0	Ra	Ra	Ra	Rb	Rb	Rb	R	R

$$\text{Regs}[\text{Rd}] = \text{Regs}[\text{Ra}] - \text{Regs}[\text{Rb}]$$

The bit *S* indicates whether the addition operation is signed. If *S* is 1, the operands are taken as signed integer values, unsigned otherwise.

subi.u

Add unsigned immediate

Instruction Form RRImm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	Rd	Rd	Rd	0	Ra	Ra	Ra	Imm	Imm	Imm	Imm	1

$\text{Regs}[\text{Rd}] = \text{Regs}[\text{Ra}] - \text{Imm}$

or

Bitwise OR

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	Rd	Rd	Rd	0	Ra	Ra	Ra	Rb	Rb	Rb	R	R

$$\text{Regs[Rd]} = \text{Regs[Ra]} \text{ or } \text{Regs[Rb]}$$
xor

Bitwise XOR

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	Rd	Rd	Rd	0	Ra	Ra	Ra	Rb	Rb	Rb	R	R

$$\text{Regs[Rd]} = \text{Regs[Ra]} \text{ xor } \text{Regs[Rb]}$$
and

Bitwise AND

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Rd	Rd	Rd	0	Ra	Ra	Ra	Rb	Rb	Rb	R	R

$$\text{Regs[Rd]} = \text{Regs[Ra]} \text{ and } \text{Regs[Rb]}$$
not

Bitwise NOT

Instruction Form RRd

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Rd	Rd	Rd	0	Ra	Ra	Ra	0	0	0	R	R

$$\text{Regs[Rd]} = \text{not } \text{Regs[Ra]}$$

read, read.w, read.b

Memory Read

Instruction Form RRd

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	Rd	Rd	Rd	B	Ra	Ra	Ra	Imm				

$$\text{Regs[Rd]} = \text{Memory}[\text{Regs[Ra]} + \text{Imm}]$$

Reads a value from memory at the specified location into the destination register. When B=1, a byte is read. If B=0, a 16-bit value is read. Byte addressing applies throughout.

The Immediate offset is considered a signed value.

write, write.w, write.b

Memory Write

Instruction Form RRsW

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	Imm	Imm	Imm	B	Ra	Ra	Ra	Rb	Rb	Rb	Imm	Imm

$$\text{Memory}[\text{Regs[Ra]} + \text{Imm}] = \text{Regs[Rb]}$$

Writes the value in Rb into memory at the specified location. When B=1, a byte is written (lower half of register Rb). If B=0, a 16-bit value is written. Byte addressing applies throughout.

The Immediate offset is considered a signed value.

load.h, load.l

Load Immediate High, Load Immediate Low

Instruction Form RImm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Rd	Rd	Rd	LF	Im	Im	Im	Im	Im	Im	Im	Im

If LF = 1 then

$$\text{Regs[Rd]} = 0x00FF \& \text{Im}$$

else

$$\text{Regs[Rd]} = 0xFF00 \& \text{Im} \ll 8$$

End if

cmp.s, cmp.u

Compare Integers

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	<i>Rd</i>			<i>Fs</i>	<i>Ra</i>			<i>Rb</i>			R	R

Regs[***Rd***] = *compare* (Regs[***Ra***] , Regs[***Rb***] , *Fs*)

Compares integer values within registers ***Ra*** and ***Rb***, placing a result bit field in ***Rd***.

If ***Fs*** is set, comparisons are treated as signed integers. The result bit field written to ***Rd*** is defined as follows. The result of the comparison goes into the associated bit of the register, a set bit indicating true.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	<i>Ra</i> = <i>Rb</i>	<i>Ra</i> > <i>Rb</i>	<i>Ra</i> < <i>Rb</i>	<i>Ra</i> = 0	<i>Rb</i> = 0	X	X	X	X	X	X	X	X	X	X

shl

Shift Left Logical from Register

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	Rd	Rd	Rd	0	Ra	Ra	Ra	Rb	Rb	Rb	R	R

$$\text{Regs}[\text{Rd}] = \text{Regs}[\text{Ra}] \ll \text{Regs}[\text{Rb}]$$
shr

Shift Right Logical from Register

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Rd	Rd	Rd	0	Ra	Ra	Ra	Rb	Rb	Rb	R	R

$$\text{Regs}[\text{Rd}] = \text{Regs}[\text{Ra}] \gg \text{Regs}[\text{Rb}]$$

br

branch to register location

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0	0	0	0	Ra	Ra	Ra	0	0	0	R	R

PC = Regs[Ra]

bi

Branch to immediate location

Instruction Form Imm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0	0	0	1	Im	Im	Im	Im	Im	Im	Im	Im

PC = 0x00FF & Im

br.eq, br.az, br.bz, br.anz, br.bnz, br.gt, br.lt

Branch Conditional

Instruction Form CRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	C ₂	C ₁	C ₀	0	Ra			Rb			0	0

If **C** matches with condition bits written by a CMP instruction stored in Reg[**Ra**] then**PC** = Reg[**Rb**]Table of **C** bits to condition mappings.

C ₂ , C ₁ , C ₀	Condition
0, 0, 0	EQ
0, 0, 1	Ra = 0
0, 1, 0	Rb = 0
0, 1, 1	Ra != 0
1, 0, 0	Rb != 0
1, 0, 1	Ra > Rb
1, 1, 0	Ra < Rb

bro.eq, bro.az, bro.bz, bro.anz, bro.bnz, bro.gt, bro.lt

Branch conditional to relative offset

Instruction Form CRsl

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	C ₂	C ₁	C ₀	1	Ra			Imm ₄	Imm ₃	Imm ₂	Imm ₁	Imm ₀

Imm is signed.

If **C** matches with condition bits written by a CMP instruction stored in Reg[**Ra**] then

$$PC = PC + Imm$$

Table of **C** bits to condition mappings.

C ₂ , C ₁ , C ₀	Condition
0, 0, 0	EQ
0, 0, 1	Ra = 0
0, 1, 0	Rb = 0
0, 1, 1	Ra != 0
1, 0, 0	Rb != 0
1, 0, 1	Ra > Rb
1, 1, 0	Ra < Rb

spc

Save PC

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Rd	Rd	Rd	0	0	0	0	0	0	0	0	0

$$Regs[Rd] = PC$$

sstatus

Save Status

Instruction Form RRR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Rd	Rd	Rd	0	0	0	0	0	0	0	0	1

Regs[Rd] = Status