



Draft Version

**F133**

**GPIO Spec**

ALLWINER

Revision 0.2  
March 12, 2021

## Revision History

| Revision | Date           | Author  | Description                           |
|----------|----------------|---------|---------------------------------------|
| 0.1      | March 03, 2021 | AWAXXXX | Initial version                       |
| 0.2      | March 12, 2021 | AWAXXXX | Update the default value of PC_PULL0. |

# Contents

|  |    |
|--|----|
| Revision History .....   | i  |
| Contents.....  | ii |
| 1 Interfaces .....   | 1  |
| 1.1 GPIO .....   | 1  |
| 1.1.1 Overview .....   | 1  |
| 1.1.2 Block Diagram .....  | 1  |
| 1.1.3 Functional Descriptions.....   | 2  |
| 1.1.3.1 Multi-function Port .....  | 2  |
| 1.1.3.2 GPIO Multiplex Function .....  | 4  |
| 1.1.3.3 Port Function.....   | 7  |
| 1.1.3.4 Pull Up/Down and High-Impedance Logic.....                             | 7  |
| 1.1.3.5 Buffer Strength.....   | 8  |
| 1.1.3.6 Interrupt.....   | 9  |
| 1.1.4 Register List .....  | 10 |
| 1.1.5 Register Description .....   | 12 |
| 1.1.5.1 0x0030 PB Configure Register 0 (Default Value: 0xFFFF_FFFF).....       | 12 |
| 1.1.5.2 0x0034 PB Configure Register 1 (Default Value: 0x000F_FFFF) .....      | 13 |
| 1.1.5.3 0x0040 PB Data Register (Default Value: 0x0000_0000) .....             | 14 |
| 1.1.5.4 0x0044 PB Multi_Driving Register 0 (Default Value: 0x1111_1111).....   | 14 |
| 1.1.5.5 0x0048 PB Multi_Driving Register 1 (Default Value: 0x0001_1111).....   | 15 |
| 1.1.5.6 0x0054 PB Pull Register 0 (Default Value: 0x0000_0000).....            | 16 |
| 1.1.5.7 0x0060 PC Configure Register 0 (Default Value: 0xFFFF_FFFF).....       | 17 |
| 1.1.5.8 0x0070 PC Data Register (Default Value: 0x0000_0000) .....             | 18 |
| 1.1.5.9 0x0074 PC Multi_Driving Register 0 (Default Value: 0x1111_1111).....   | 19 |
| 1.1.5.10 0x0084 PC Pull Register 0 (Default Value: 0x0000_0540).....           | 20 |
| 1.1.5.11 0x0090 PD Configure Register 0 (Default Value: 0xFFFF_FFFF) .....     | 21 |
| 1.1.5.12 0x0094 PD Configure Register 1 (Default Value: 0xFFFF_FFFF) .....     | 23 |
| 1.1.5.13 0x0098 PD Configure Register 2 (Default Value: 0x0FFF_FFFF) .....     | 25 |
| 1.1.5.14 0x00A0 PD Data Register (Default Value: 0x0000_0000).....             | 26 |
| 1.1.5.15 0x00A4 PD Multi_Driving Register 0 (Default Value: 0x1111_1111) ..... | 27 |

|          |  |    |
|----------|--|----|
| 1.1.5.16 | 0x00A8 PD Multi_Driving Register 1 (Default Value: 0x1111_1111)                | 28 |
| 1.1.5.17 | 0x00AC PD Multi_Driving Register 2 (Default Value: 0x0111_1111)                | 29 |
| 1.1.5.18 | 0x00B4 PD Pull Register 0 (Default Value: 0x0000_0000)                         | 31 |
| 1.1.5.19 | 0x00B8 PD Pull Register 1 (Default Value: 0x0000_0000)                         | 33 |
| 1.1.5.20 | 0x00C0 PE Configure Register 0 (Default Value: 0xFFFF_FFFF)                    | 34 |
| 1.1.5.21 | 0x00C4 PE Configure Register 1 (Default Value: 0xFFFF_FFFF)                    | 36 |
| 1.1.5.22 | 0x00D0 PE Data Register (Default Value: 0x0000_0000)                           | 37 |
| 1.1.5.23 | 0x00D4 PE Multi_Driving Register 0 (Default Value: 0x1111_1111)                | 38 |
| 1.1.5.24 | 0x00D8 PE Multi_Driving Register 1 (Default Value: 0x1111_1111)                | 39 |
| 1.1.5.25 | 0x00E4 PE Pull Register 0 (Default Value: 0x0000_0000)                         | 40 |
| 1.1.5.26 | 0x00F0 PF Configure Register 0 (Default Value: 0x0FFF_FFFF)                    | 42 |
| 1.1.5.27 | 0x0100 PF Data Register (Default Value: 0x0000_0000)                           | 44 |
| 1.1.5.28 | 0x0104 PF Multi_Driving Register 0 (Default Value: 0x0111_1111)                | 44 |
| 1.1.5.29 | 0x0114 PF Pull Register 0 (Default Value: 0x0000_0000)                         | 45 |
| 1.1.5.30 | 0x0120 PG Configure Register 0 (Default Value: 0xFFFF_FFFF)                    | 47 |
| 1.1.5.31 | 0x0124 PG Configure Register 1 (Default Value: 0xFFFF_FFFF)                    | 49 |
| 1.1.5.32 | 0x0130 PG Data Register (Default Value: 0x0000_0000)                           | 51 |
| 1.1.5.33 | 0x0134 PG Multi_Driving Register 0 (Default Value: 0x1111_1111)                | 51 |
| 1.1.5.34 | 0x0138 PG Multi_Driving Register 1 (Default Value: 0x1111_1111)                | 52 |
| 1.1.5.35 | 0x0144 PG Pull Register 0 (Default Value: 0x0000_0000)                         | 54 |
| 1.1.5.36 | 0x0220 PB External Interrupt Configure Register 0 (Default Value: 0x0000_0000) | 56 |
| 1.1.5.37 | 0x0230 PB External Interrupt Control Register (Default Value: 0x0000_0000)     | 57 |
| 1.1.5.38 | 0x0234 PB External Interrupt Status Register (Default Value: 0x0000_0000)      | 58 |
| 1.1.5.39 | 0x0238 PB External Interrupt Debounce Register (Default Value: 0x0000_0000)    | 59 |
| 1.1.5.40 | 0x0240 PC External Interrupt Configure Register 0 (Default Value: 0x0000_0000) | 60 |
| 1.1.5.41 | 0x0250 PC External Interrupt Control Register (Default Value: 0x0000_0000)     | 61 |
| 1.1.5.42 | 0x0254 PC External Interrupt Status Register (Default Value: 0x0000_0000)      | 62 |
| 1.1.5.43 | 0x0258 PC External Interrupt Debounce Register (Default Value: 0x0000_0000)    | 64 |
| 1.1.5.44 | 0x0260 PD External Interrupt Configure Register 0 (Default Value: 0x0000_0000) | 64 |
| 1.1.5.45 | 0x0264 PD External Interrupt Configure Register 1 (Default Value: 0x0000_0000) | 66 |
| 1.1.5.46 | 0x0268 PD External Interrupt Configure Register 2 (Default Value: 0x0000_0000) | 68 |
| 1.1.5.47 | 0x0270 PD External Interrupt Control Register (Default Value: 0x0000_0000)     | 70 |
| 1.1.5.48 | 0x0274 PD External Interrupt Status Register (Default Value: 0x0000_0000)      | 73 |

|          |  |     |
|----------|--|-----|
| 1.1.5.49 | 0x0278 PD External Interrupt Debounce Register (Default Value: 0x0000_0000) .....                  | 77  |
| 1.1.5.50 | 0x0280 PE External Interrupt Configure Register 0 (Default Value: 0x0000_0000) .....               | 77  |
| 1.1.5.51 | 0x0284 PE External Interrupt Configure Register 1 (Default Value: 0x0000_0000) .....               | 79  |
| 1.1.5.52 | 0x0290 PE External Interrupt Control Register (Default Value: 0x0000_0000) .....                   | 81  |
| 1.1.5.53 | 0x0294 PE External Interrupt Status Register (Default Value: 0x0000_0000) .....                    | 83  |
| 1.1.5.54 | 0x0298 PE External Interrupt Debounce Register (Default Value: 0x0000_0000) .....                  | 85  |
| 1.1.5.55 | 0x02A0 PF External Interrupt Configure Register 0 (Default Value: 0x0000_0000) .....               | 85  |
| 1.1.5.56 | 0x02B0 PF External Interrupt Control Register (Default Value: 0x0000_0000) .....                   | 87  |
| 1.1.5.57 | 0x02B4 PF External Interrupt Status Register (Default Value: 0x0000_0000) .....                    | 88  |
| 1.1.5.58 | 0x02B8 PF External Interrupt Debounce Register (Default Value: 0x0000_0000) .....                  | 89  |
| 1.1.5.59 | 0x02C0 PG External Interrupt Configure Register 0 (Default Value: 0x0000_0000) .....               | 90  |
| 1.1.5.60 | 0x02C4 PG External Interrupt Configure Register 1 (Default Value: 0x0000_0000) .....               | 92  |
| 1.1.5.61 | 0x02D0 PG External Interrupt Control Register (Default Value: 0x0000_0000) .....                   | 94  |
| 1.1.5.62 | 0x02D4 PG External Interrupt Status Register (Default Value: 0x0000_0000) .....                    | 96  |
| 1.1.5.63 | 0x02D8 PG External Interrupt Debounce Register (Default Value: 0x0000_0000) .....                  | 99  |
| 1.1.5.64 | 0x0340 PIO Group Withstand Voltage Mode Select Register (Default Value: 0x0000_0000) .....         | 99  |
| 1.1.5.65 | 0x0344 PIO Group Withstand Voltage Mode Select Control Register (Default Value: 0x0000_0000) ..... | 100 |
| 1.1.5.66 | 0x0348 PIO Group Power Value Register (Default Value: 0x0000_0000) .....                           | 101 |
| 1.1.5.67 | 0x0350 PIO Group Power Voltage Select Control Register (Default Value: 0x0000_0001) .....          | 102 |

# 1 Interfaces

## 1.1 GPIO

### 1.1.1 Overview

The general purpose input/output (GPIO) is one of the blocks controlling the chip multiplexing pins. The F133 supports 6 groups of GPIO pins. Each pin can be configured as input or output and these pins are used to generate input signals or output signals for special purposes.


The Port Controller has the following features:

- 6 groups of ports (PB, PC, PD, PE, PF, PG)
- Software control for each signal pin
- Data input (capture)/output (drive)
- Each GPIO peripheral can produce an interrupt
- Pull-up/Pull-down/no-Pull register control
- Control the direction of every signal
- 4 drive strengths in each operating mode
- Up to 72 interrupts
- Configurable interrupt edges

### 1.1.2 Block Diagram

The following figure shows the block diagram of the GPIO.

Figure 1-1 GPIO Block Diagram



The GPIO consists of the digital part (GPIO, external interface) and IO analog part (output buffer, dual pull down, pad). The digital part can select the output interface by the MUX switch; the analog part can configure pull up/down and buffer strength.

When executing GPIO read state, the GPIO reads the current level of the pin into the internal register bus. When not executing GPIO read state, the external pin and the internal register bus are off-status, which is high-impedance.

### 1.1.3 Functional Descriptions

#### 1.1.3.1 Multi-function Port

The F133 includes 72 multi-functional input/output port pins. There are 6 ports as listed below.

Table 1-1 Multi-function Port

| Port Name | Number of Pins | Input Driver | Output Driver | Multiplex Pins   | Power           |
|-----------|----------------|--------------|---------------|--|-----------------|
| PB        | 6              | Schmitt      | CMOS          | LCD/I2S/TWI/PWM/IR/UART/PB-EINT                          | 3.3 V           |
| PC        | 6              | Schmitt      | CMOS          | SPI/SMHC/UART/BOOT/TWI/TCON/PC-EINT                      | 3.3 V/<br>1.8 V |
| PD        | 23             | Schmitt      | CMOS          | LCD/LVDS/OWA/TWI/IR/DSI/SPI-DBI/DMIC/UART/PWM/IR/PD-EINT | 3.3 V/<br>1.8 V |

| Port Name | Number of Pins | Input Driver | Output Driver | Multiplex Pins  | Power                    |
|-----------|----------------|--------------|---------------|---|--------------------------|
| PE        | 14             | Schmitt      | CMOS          | NCSI/TWI/UART/PWM/LCD/OWA/LEDC/IR /JTAG/EMAC/PE-EINT    | 3.3 V/<br>2.8 V/<br>1.8V |
| PF        | 7              | Schmitt      | CMOS          | SMHC/JTAG/UART/OWA/TWI/IR/I2S/LEDC / PWM/PF-EINT        | 3.3 V/<br>1.8 V          |
| PG        | 16             | Schmitt      | CMOS          | SMHC/UART/PWM/I2S/TWI/EMAC/OWA/IR/TCON/LEDC/SPI/PG-EINT | 3.3 V/<br>1.8 V          |



### 1.1.3.2 GPIO Multiplex Function

Table 1-2 to Table 1-7 show the multiplex function pins of the F133.



#### NOTE

For each GPIO, Function0 is input function; Function1 is output function; Function9 to Function13 are reserved.

Table 1-2 PB Multiplex Function

| GPIO Port | Function 2 | Function 3 | Function 4 | Function 5 | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|------------|------------|------------|------------|------------|-------------|
| PB2       | LCD0-D0    | I2S2-DOUT2 | TWI0-SDA   | I2S2-DIN2  | LCD0-D18   | UART4-TX   |            | PB-EINT2    |
| PB3       | LCD0-D1    | I2S2-DOUT1 | TWI0-SCK   | I2S2-DIN0  | LCD0-D19   | UART4-RX   |            | PB-EINT3    |
| PB4       | LCD0-D8    | I2S2-DOUT0 | TWI1-SCK   | I2S2-DIN1  | LCD0-D20   | UART5-TX   |            | PB-EINT4    |
| PB5       | LCD0-D9    | I2S2-BCLK  | TWI1-SDA   | PWM0       | LCD0-D21   | UART5-RX   |            | PB-EINT5    |
| PB6       | LCD0-D16   | I2S2-LRCK  | TWI3-SCK   | PWM1       | LCD0-D22   | UART3-TX   | CPUBIST0   | PB-EINT6    |
| PB7       | LCD0-D17   | I2S2-MCLK  | TWI3-SDA   | IR-RX      | LCD0-D23   | UART3-RX   | CPUBIST1   | PB-EINT7    |

Table 1-3 PC Multiplex Function

| GPIO Port | Function 2 | Function 3 | Function 4 | Function 5 | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|------------|------------|------------|------------|------------|-------------|
| PC2       | SPI0-CLK   | SDC2-CLK   |            |            |            |            |            | PC-EINT2    |
| PC3       | SPI0-CS0   | SDC2-CMD   |            |            |            |            |            | PC-EINT3    |
| PC4       | SPI0-MOSI  | SDC2-D2    | BOOT-SEL0  |            |            |            |            | PC-EINT4    |
| PC5       | SPI0-MISO  | SDC2-D1    | BOOT-SEL1  |            |            |            |            | PC-EINT5    |
| PC6       | SPI0-WP    | SDC2-D0    | UART3-TX   | TWI3-SCK   | DBG-CLK    |            |            | PC-EINT6    |
| PC7       | SPI0-HOLD  | SDC2-D3    | UART3-RX   | TWI3-SDA   | TCON-TRIG  |            |            | PC-EINT7    |

Table 1-4 PD Multiplex Function

| GPIO Port | Function 2 | Function 3 | Function 4            | Function 5 | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|-----------------------|------------|------------|------------|------------|-------------|
| PD0       | LCD0-D2    | LVDS0-V0P  | DSI-D0P               | TWI0-SCK   |            |            |            | PD-EINT0    |
| PD1       | LCD0-D3    | LVDS0-V0N  | DSI-D0N               | UART2-TX   |            |            |            | PD-EINT1    |
| PD2       | LCD0-D4    | LVDS0-V1P  | DSI-D1P               | UART2-RX   |            |            |            | PD-EINT2    |
| PD3       | LCD0-D5    | LVDS0-V1N  | DSI-D1N               | UART2-RTS  |            |            |            | PD-EINT3    |
| PD4       | LCD0-D6    | LVDS0-V2P  | DSI-CKP               | UART2-CTS  |            |            |            | PD-EINT4    |
| PD5       | LCD0-D7    | LVDS0-V2N  | DSI-CKN               | UART5-TX   |            |            |            | PD-EINT5    |
| PD6       | LCD0-D10   | LVDS0-CKP  | DSI-D2P               | UART5-RX   |            |            |            | PD-EINT6    |
| PD7       | LCD0-D11   | LVDS0-CKN  | DSI-D2N               | UART4-TX   |            |            |            | PD-EINT7    |
| PD8       | LCD0-D12   | LVDS0-V3P  | DSI-D3P               | UART4-RX   |            |            |            | PD-EINT8    |
| PD9       | LCD0-D13   | LVDS0-V3N  | DSI-D3N               | PWM6       |            |            |            | PD-EINT9    |
| PD10      | LCD0-D14   | LVDS1-V0P  | SPI1-CS/DBI-CSX       | UART3-TX   |            |            |            | PD-EINT10   |
| PD11      | LCD0-D15   | LVDS1-V0N  | SPI1-CLK/<br>DBI-SCLK | UART3-RX   |            |            |            | PD-EINT11   |
| PD12      | LCD0-D18   | LVDS1-V1P  | SPI1-MOSI/<br>DBI-SDO | TWI0-SDA   |            |            |            | PD-EINT12   |

| GPIO Port | Function 2 | Function 3 | Function 4                               | Function 5 | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|--|------------|------------|------------|------------|-------------|
| PD13      | LCD0-D19   | LVDS1-V1N  | SPI1-MISO/<br>DBI-SDI/DBI-TE/<br>DBI-DCX | UART3-RTS  |            |            |            | PD-EINT13   |
| PD14      | LCD0-D20   | LVDS1-V2P  | SPI1-HOLD/<br>DBI-DCX/<br>DBI-WRX        | UART3-CTS  |            |            |            | PD-EINT14   |
| PD15      | LCD0-D21   | LVDS1-V2N  | SPI1-WP/DBI-TE                           | IR-RX      |            |            |            | PD-EINT15   |
| PD16      | LCD0-D22   | LVDS1-CKP  | DMIC-DATA3                               | PWM0       |            |            |            | PD-EINT16   |
| PD17      | LCD0-D23   | LVDS1-CKN  | DMIC-DATA2                               | PWM1       |            |            |            | PD-EINT17   |
| PD18      | LCD0-CLK   | LVDS1-V3P  | DMIC-DATA1                               | PWM2       |            |            |            | PD-EINT18   |
| PD19      | LCD0-DE    | LVDS1-V3N  | DMIC-DATA0                               | PWM3       |            |            |            | PD-EINT19   |
| PD20      | LCD0-HSYNC | TWI2-SCK   | DMIC-CLK                                 | PWM4       |            |            |            | PD-EINT20   |
| PD21      | LCD0-VSYNC | TWI2-SDA   | UART1-TX                                 | PWM5       |            |            |            | PD-EINT21   |
| PD22      | OWA-OUT    | IR-RX      | UART1-RX                                 | PWM7       |            |            |            | PD-EINT22   |

Table 1-5 PE Multiplex Function

| GPIO Port | Function 2  | Function 3  | Function 4 | Function 5  | Function 6 | Function 7 | Function 8                   | Function 14 |
|-----------|-------------|-------------|------------|-------------|------------|------------|------------------------------|-------------|
| PE0       | NCSI0-HSYNC | UART2-RTS   | TWI1-SCK   | LCD0-HSYNC  |            |            | RGMII-RXCTRL/<br>RMII-CRS-DV | PE-EINT0    |
| PE1       | NCSI0-VSYNC | UART2-CTS   | TWI1-SDA   | LCD0-VSYNC  |            |            | RGMII-RXD0/<br>RMII-RXD0     | PE-EINT1    |
| PE2       | NCSI0-PCLK  | UART2-TX    | TWI0-SCK   | CLK-FANOUT0 | UART0-TX   |            | RGMII-RXD1/<br>RMII-RXD1     | PE-EINT2    |
| PE3       | NCSI0-MCLK  | UART2-RX    | TWI0-SDA   | CLK-FANOUT1 | UART0-RX   |            | RGMII-TXCK/<br>RMII-TXCK     | PE-EINT3    |
| PE4       | NCSI0-D0    | UART4-TX    | TWI2-SCK   | CLK-FANOUT2 | D-JTAG-MS  | R-JTAG-MS  | RGMII-TXD0/<br>RMII-TXD0     | PE-EINT4    |
| PE5       | NCSI0-D1    | UART4-RX    | TWI2-SDA   | LEDC-DO     | D-JTAG-DI  | R-JTAG-DI  | RGMII-TXD1/<br>RMII-TXD1     | PE-EINT5    |
| PE6       | NCSI0-D2    | UART5-TX    | TWI3-SCK   | OWA-IN      | D-JTAG-DO  | R-JTAG-DO  | RGMII-TXCTRL/<br>RMII-TXEN   | PE-EINT6    |
| PE7       | NCSI0-D3    | UART5-RX    | TWI3-SDA   | OWA-OUT     | D-JTAG-CK  | R-JTAG-CK  | RGMII-CLKIN/<br>RMII-RXER    | PE-EINT7    |
| PE8       | NCSI0-D4    | UART1-RTS   | PWM2       | UART3-TX    | JTAG-MS    |            | MDC                          | PE-EINT8    |
| PE9       | NCSI0-D5    | UART1-CTS   | PWM3       | UART3-RX    | JTAG-DI    |            | MDIO                         | PE-EINT9    |
| PE10      | NCSI0-D6    | UART1-TX    | PWM4       | IR-RX       | JTAG-DO    |            | EPHY-25M                     | PE-EINT10   |
| PE11      | NCSI0-D7    | UART1-RX    |            |             | JTAG-CK    |            | RGMII-TXD2                   | PE-EINT11   |
| PE12      | TWI2-SCK    | NCSI0-FIELD |            |             |            |            | RGMII-TXD3                   | PE-EINT12   |
| PE13      | TWI2-SDA    | PWM5        |            |             | DMIC-DATA3 |            | RGMII-RXD2                   | PE-EINT13   |

Table 1-6 PF Multiplex Function

| GPIO Port | Function 2 | Function 3 | Function 4 | Function 5 | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|------------|------------|------------|------------|------------|-------------|
| PF0       | SDC0-D1    | JTAG-MS    | R-JTAG-MS  | I2S2-DOUT1 | I2S2-DIN0  |            |            | PF-EINT0    |
| PF1       | SDC0-D0    | JTAG-DI    | R-JTAG-DI  | I2S2-DOUT0 | I2S2-DIN1  |            |            | PF-EINT1    |
| PF2       | SDC0-CLK   | UART0-TX   | TWI0-SCK   | LEDC-DO    | OWA-IN     |            |            | PF-EINT2    |
| PF3       | SDC0-CMD   | JTAG-DO    | R-JTAG-DO  | I2S2-BCLK  |            |            |            | PF-EINT3    |
| PF4       | SDC0-D3    | UART0-RX   | TWI0-SDA   | PWM6       | IR-TX      |            |            | PF-EINT4    |

| GPIO Port | Function 2 | Function 3 | Function 4 | Function 5 | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|------------|------------|------------|------------|------------|-------------|
| PF5       | SDC0-D2    | JTAG-CK    | R-JTAG-CK  | I2S2-LRCK  |            |            |            | PF-EINT5    |
| PF6       |            | OWA-OUT    | IR-RX      | I2S2-MCLK  | PWM5       |            |            | PF-EINT6    |

Table 1-7 PG Multiplex Function

| GPIO Port | Function 2 | Function 3 | Function 4                   | Function 5  | Function 6 | Function 7 | Function 8 | Function 14 |
|-----------|------------|------------|------------------------------|-------------|------------|------------|------------|-------------|
| PG0       | SDC1-CLK   | UART3-TX   | RGMII-RXCTRL/<br>RMII-CRS-DV | PWM7        |            |            |            | PG-EINT0    |
| PG1       | SDC1-CMD   | UART3-RX   | RGMII-RXD0/<br>RMII-RXD0     | PWM6        |            |            |            | PG-EINT1    |
| PG2       | SDC1-D0    | UART3-RTS  | RGMII-RXD1/<br>RMII-RXD1     | UART4-TX    |            |            |            | PG-EINT2    |
| PG3       | SDC1-D1    | UART3-CTS  | RGMII-TXCK/<br>RMII-TXCK     | UART4-RX    |            |            |            | PG-EINT3    |
| PG4       | SDC1-D2    | UART5-TX   | RGMII-TXD0/<br>RMII-TXD0     | PWM5        |            |            |            | PG-EINT4    |
| PG5       | SDC1-D3    | UART5-RX   | RGMII-TXD1/<br>RMII-TXD1     | PWM4        |            |            |            | PG-EINT5    |
| PG6       | UART1-TX   | TWI2-SCK   | RGMII-TXD2                   | PWM1        |            |            |            | PG-EINT6    |
| PG7       | UART1-RX   | TWI2-SDA   | RGMII-TXD3                   | OWA-IN      |            |            |            | PG-EINT7    |
| PG8       | UART1-RTS  | TWI1-SCK   | RGMII-RXD2                   | UART3-TX    |            |            |            | PG-EINT8    |
| PG9       | UART1-CTS  | TWI1-SDA   | RGMII-RXD3                   | UART3-RX    |            |            |            | PG-EINT9    |
| PG10      | PWM3       | TWI3-SCK   | RGMII-RXCK                   | CLK-FANOUT0 | IR-RX      |            |            | PG-EINT10   |
| PG11      | I2S1-MCLK  | TWI3-SDA   | EPHY-25M                     | CLK-FANOUT1 | TCON-TRIG  |            |            | PG-EINT11   |
| PG12      | I2S1-LRCK  | TWI0-SCK   | RGMII-TXCTRL/<br>RMII-TXEN   | CLK-FANOUT2 | PWM0       | UART1-TX   |            | PG-EINT12   |
| PG13      | I2S1-BCLK  | TWI0-SDA   | RGMII-CLKIN/<br>RMII-RXER    | PWM2        | LEDC-DO    | UART1-RX   |            | PG-EINT13   |
| PG14      | I2S1-DIN0  | TWI2-SCK   | MDC                          | I2S1-DOUT1  | SPI0-WP    | UART1-RTS  |            | PG-EINT14   |
| PG15      | I2S1-DOUT0 | TWI2-SDA   | MDIO                         | I2S1-DIN1   | SPI0-HOLD  | UART1-CTS  |            | PG-EINT15   |

### 1.1.3.3 Port Function

The Port Controller supports 6 GPIOs, every GPIO can configure as Input, Output, Function Peripheral, IO disable or Interrupt function. The configuration instruction of every function is as follows.

**Table 1-8 Port Function**

|           | Function                 | Buffer Strength | Pull Up | Pull Down |
|-----------|--------------------------|-----------------|---------|-----------|
| Input     | GPIO/Multiplexing Input  | /               | X       | X         |
| Output    | GPIO/Multiplexing Output | Y               | X       | X         |
| Disable   | Pull Up                  | /               | Y       | N         |
|           | Pull Down                | /               | N       | Y         |
| Interrupt | Trigger                  | /               | X       | X         |

/: non-configure, configuration is invalid

Y: configure


X: Select configuration according to the actual situation

N: Forbid to configure

### 1.1.3.4 Pull Up/Down and High-Impedance Logic

Each IO pin can configure the internal pull-up/down function or high-impedance.

**Figure 1-2 Pull up/down Logic**



**High-impedance**, the output is float state, all buffer is off, the level is decided by external high/low level. When high-impedance, the software configures the switch on Rpu and Rpd as off, and the multiplexing function of IO is set as IO disable or input by software.

**Pull-up**, an uncertain signal is pulled high by resistance, the resistance has a current-limiting function. When pulling up, the switch on Rpu is conducted by software configuration, the IO is pulled up to VCC by Rpu.

**Pull-down**, an uncertain signal is pulled low by a resistance. When pulling down, the switch on Rpd is conducted by software configuration, the IO is pulled down to GND by Rpd.


The pull-up/down of each IO is weak pull-up/down.

The setting of pull-down, pull-up, high-impedance is decided by the external circuit.

### 1.1.3.5 Buffer Strength

Each IO can be set as different buffer strength. The IO buffer diagram is as follows.

Figure 1-3 IO Buffer Strength Diagram



When output high level, the n0, n1, n2, n3 of NMOS is off, the p0, p1, p2, p3 of PMOS is on. When the buffer strength is set to 0 (buffer strength is weakest), only the p0 is on, the output impedance is maximum, the impedance value is  $r_0$ . When the buffer strength is set to 1, only the p0 and p1 is on, the output impedance is equivalent to two  $r_0$  in parallel, the impedance value is  $r_0/2$ . When the buffer strength is 2, only the p0, p1, and p2 is on, the output impedance is equivalent to three  $r_0$  in parallel, the impedance value is  $r_0/3$ . When buffer strength is 3, the p0, p1, p2, and p3 is on, the output impedance is equivalent to four  $r_0$  in parallel, the impedance value is  $r_0/4$ .

When output low level, the p0, p1, p2, p3 of PMOS is off, the n0, n1, n2, n3 of NMOS is on. When the buffer strength is set to 0 (buffer strength is weakest), only the n0 is on, the output impedance is maximum, the

impedance value is  $r_0$ . When the buffer strength is set to 1, only the  $n_0$  and  $n_1$  is on, the output impedance is equivalent to two  $r_0$  in parallel, the impedance value is  $r_0/2$ . When the buffer strength is 2, only the  $n_0$ ,  $n_1$ , and  $n_2$  is on, the output impedance is equivalent to three  $r_0$  in parallel, the impedance value is  $r_0/3$ . When the buffer strength is 3, the  $n_0$ ,  $n_1$ ,  $n_2$ , and  $n_3$  is on, the output impedance is equivalent to four  $r_0$  in parallel, the impedance value is  $r_0/4$ .

When GPIO is set to input or interrupt function, between the output driver circuit and the port is unconnected, the driver configuration is invalid.

**NOTE**

The typical value of  $r_0$  is  $180\Omega$ .

### 1.1.3.6 Interrupt

Each group IO has an independent interrupt number. The IO within-group uses one interrupt number when one IO generates interrupt, the GPIO pins sent interrupt request to interrupt module. External Interrupt Status Register is used to query which IO generates interrupt.

The interrupt trigger of GPIO supports the following trigger types.

- Positive Edge: When a low level changes to a high level, the interrupt will generate. No matter how long a high level keeps, the interrupt generates only once.
- Negative Edge: When a high level changes to a low level, the interrupt will generate. No matter how long a low level keeps, the interrupt generates only once.
- High Level: Just keep a high level and the interrupt will always generate.
- Low Level: Just keep a low level and the interrupt will always generate.
- Double Edge: Positive and negative edge.

External Interrupt Configure Register is used to configure the trigger type.

The GPIO interrupt supports hardware debounce function by setting External Interrupt Debounce Register. Sample trigger signal using a lower sample clock, to reach the debounce effect because the dither frequency of the signal is higher than the sample frequency.

Set the sample clock source by `PIO_INT_CLK_SELECT` and the prescale factor by `DEB_CLK_PRE_SCALE`.

### 1.1.4 Register List

| Module Name | Base Address |
|-------------|--------------|
| GPIO        | 0x02000000   |

| Register Name | Offset | Description                 |
|---------------|--------|-----------------------------|
| PB_CFG0       | 0x0030 | PB Configure Register 0     |
| PB_CFG1       | 0x0034 | PB Configure Register 1     |
| PB_DAT        | 0x0040 | PB Data Register            |
| PB_DRV0       | 0x0044 | PB Multi_Driving Register 0 |
| PB_DRV1       | 0x0048 | PB Multi_Driving Register 1 |
| PB_PULL0      | 0x0054 | PB Pull Register 0          |
| PC_CFG0       | 0x0060 | PC Configure Register 0     |
| PC_DAT        | 0x0070 | PC Data Register            |
| PC_DRV0       | 0x0074 | PC Multi_Driving Register 0 |
| PC_PULL0      | 0x0084 | PC Pull Register 0          |
| PD_CFG0       | 0x0090 | PD Configure Register 0     |
| PD_CFG1       | 0x0094 | PD Configure Register 1     |
| PD_CFG2       | 0x0098 | PD Configure Register 2     |
| PD_DAT        | 0x00A0 | PD Data Register            |
| PD_DRV0       | 0x00A4 | PD Multi_Driving Register 0 |
| PD_DRV1       | 0x00A8 | PD Multi_Driving Register 1 |
| PD_DRV2       | 0x00AC | PD Multi_Driving Register 2 |
| PD_PULL0      | 0x00B4 | PD Pull Register 0          |
| PD_PULL1      | 0x00B8 | PD Pull Register 1          |
| PE_CFG0       | 0x00C0 | PE Configure Register 0     |
| PE_CFG1       | 0x00C4 | PE Configure Register 1     |
| PE_DAT        | 0x00D0 | PE Data Register            |
| PE_DRV0       | 0x00D4 | PE Multi_Driving Register 0 |
| PE_DRV1       | 0x00D8 | PE Multi_Driving Register 1 |
| PE_PULL0      | 0x00E4 | PE Pull Register 0          |
| PF_CFG0       | 0x00F0 | PF Configure Register 0     |
| PF_DAT        | 0x0100 | PF Data Register            |
| PF_DRV0       | 0x0104 | PF Multi_Driving Register 0 |
| PF_PULL0      | 0x0114 | PF Pull Register 0          |
| PG_CFG0       | 0x0120 | PG Configure Register 0     |
| PG_CFG1       | 0x0124 | PG Configure Register 1     |
| PG_DAT        | 0x0130 | PG Data Register            |



| Register Name   | Offset | Description  |
|-----------------|--------|--|
| PG_DRV0         | 0x0134 | PG Multi_Driving Register 0                              |
| PG_DRV1         | 0x0138 | PG Multi_Driving Register 1                              |
| PG_DRV3         | 0x0140 | PG Multi_Driving Register 3                              |
| PG_PULL0        | 0x0144 | PG Pull Register 0                                       |
| PB_EINT_CFG0    | 0x0220 | PB External Interrupt Configure Register 0               |
| PB_EINT_CTL     | 0x0230 | PB External Interrupt Control Register                   |
| PB_EINT_STATUS  | 0x0234 | PB External Interrupt Status Register                    |
| PB_EINT_DEB     | 0x0238 | PB External Interrupt Debounce Register                  |
| PC_EINT_CFG0    | 0x0240 | PC External Interrupt Configure Register 0               |
| PC_EINT_CTL     | 0x0250 | PC External Interrupt Control Register                   |
| PC_EINT_STATUS  | 0x0254 | PC External Interrupt Status Register                    |
| PC_EINT_DEB     | 0x0258 | PC External Interrupt Debounce Register                  |
| PD_EINT_CFG0    | 0x0260 | PD External Interrupt Configure Register 0               |
| PD_EINT_CFG1    | 0x0264 | PD External Interrupt Configure Register 1               |
| PD_EINT_CFG2    | 0x0268 | PD External Interrupt Configure Register 2               |
| PD_EINT_CTL     | 0x0270 | PD External Interrupt Control Register                   |
| PD_EINT_STATUS  | 0x0274 | PD External Interrupt Status Register                    |
| PD_EINT_DEB     | 0x0278 | PD External Interrupt Debounce Register                  |
| PE_EINT_CFG0    | 0x0280 | PE External Interrupt Configure Register 0               |
| PE_EINT_CFG1    | 0x0284 | PE External Interrupt Configure Register 1               |
| PE_EINT_CTL     | 0x0290 | PE External Interrupt Control Register                   |
| PE_EINT_STATUS  | 0x0294 | PE External Interrupt Status Register                    |
| PE_EINT_DEB     | 0x0298 | PE External Interrupt Debounce Register                  |
| PF_EINT_CFG0    | 0x02A0 | PF External Interrupt Configure Register 0               |
| PF_EINT_CTL     | 0x02B0 | PF External Interrupt Control Register                   |
| PF_EINT_STATUS  | 0x02B4 | PF External Interrupt Status Register                    |
| PF_EINT_DEB     | 0x02B8 | PF External Interrupt Debounce Register                  |
| PG_EINT_CFG0    | 0x02C0 | PG External Interrupt Configure Register 0               |
| PG_EINT_CFG1    | 0x02C4 | PG External Interrupt Configure Register 1               |
| PG_EINT_CTL     | 0x02D0 | PG External Interrupt Control Register                   |
| PG_EINT_STATUS  | 0x02D4 | PG External Interrupt Status Register                    |
| PG_EINT_DEB     | 0x02D8 | PG External Interrupt Debounce Register                  |
| PIO_POW_MOD_SEL | 0x0340 | PIO Group Withstand Voltage Mode Select Register         |
| PIO_POW_MS_CTL  | 0x0344 | PIO Group Withstand Voltage Mode Select Control Register |



## 1.1.5 Register Description

### 1.1.5.1 0x0030 PB Configure Register 0 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x0030 |            |             | Register Name: PB_CFG0 |                 |
|----------------|------------|-------------|------------------------|-----------------|
| Bit            | Read/Write | Default/Hex | Description            |                 |
| 31:28          | R/W        | 0xF         | PB7_SELECT             |                 |
|                |            |             | PB7 Select             |                 |
|                |            |             | 0000:Input             | 0001:Output     |
|                |            |             | 0010:LCD0-D17          | 0011:I2S2-MCLK  |
|                |            |             | 0100:TWI3-SDA          | 0101:IR-RX      |
|                |            |             | 0110:LCD0-D23          | 0111:UART3-RX   |
|                |            |             | 1000:CPUBIST1          | 1001:Reserved   |
|                |            |             | 1110:PB-EINT7          | 1111:IO Disable |
| 27:24          | R/W        | 0xF         | PB6_SELECT             |                 |
|                |            |             | PB6 Select             |                 |
|                |            |             | 0000:Input             | 0001:Output     |
|                |            |             | 0010:LCD0-D16          | 0011:I2S2-LRCK  |
|                |            |             | 0100:TWI3-SCK          | 0101:PWM1       |
|                |            |             | 0110:LCD0-D22          | 0111:UART3-TX   |
|                |            |             | 1000:CPUBIST0          | 1001:Reserved   |
|                |            |             | 1110:PB-EINT6          | 1111:IO Disable |
| 23:20          | R/W        | 0xF         | PB5_SELECT             |                 |
|                |            |             | PB5 Select             |                 |
|                |            |             | 0000:Input             | 0001:Output     |
|                |            |             | 0010:LCD0-D9           | 0011:I2S2-BCLK  |
|                |            |             | 0100:TWI1-SDA          | 0101:PWM0       |
|                |            |             | 0110:LCD0-D21          | 0111:UART5-RX   |
|                |            |             | 1000:Reserved          | 1001:Reserved   |
|                |            |             | 1110:PB-EINT5          | 1111:IO Disable |
| 19:16          | R/W        | 0xF         | PB4_SELECT             |                 |
|                |            |             | PB4 Select             |                 |
|                |            |             | 0000:Input             | 0001:Output     |
|                |            |             | 0010:LCD0-D8           | 0011:I2S2-DOUT0 |
|                |            |             | 0100:TWI1-SCK          | 0101:I2S2-DIN1  |
|                |            |             | 0110:LCD0-D20          | 0111:UART5-TX   |
|                |            |             | 1000:Reserved          | 1001:Reserved   |
|                |            |             | 1110:PB-EINT4          | 1111:IO Disable |

| Offset: 0x0030 |            |             | Register Name: PB_CFG0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 15:12          | R/W        | 0xF         | PB3_SELECT<br>PB3 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D1                0011:I2S2-DOUT1<br>0100:TWI0-SCK              0101:I2S2-DIN0<br>0110:LCD0-D19              0111:UART4-RX<br>1000:Reserved                1001:Reserved<br>1110:PB-EINT3               1111:IO Disable |
| 11:8           | R/W        | 0xF         | PB2_SELECT<br>PB2 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D0                0011:I2S2-DOUT2<br>0100:TWI0-SDA              0101:I2S2-DIN2<br>0110:LCD0-D18              0111:UART4-TX<br>1000:Reserved                1001:Reserved<br>1110:PB-EINT2               1111:IO Disable |
| 7:4            | R/W        | 0xF         | Reserved   |
| 3:0            | R/W        | 0xF         | Reserved   |

#### 1.1.5.2 0x0034 PB Configure Register 1 (Default Value: 0x000F\_FFFF)

| Offset: 0x0034 |            |             | Register Name: PB_CFG1 |
|----------------|------------|-------------|------------------------|
| Bit            | Read/Write | Default/Hex | Description            |
| 31:20          | /          | /           | /                      |
| 19:16          | R/W        | 0xF         | Reserved               |
| 15:12          | R/W        | 0xF         | Reserved               |
| 11:8           | R/W        | 0xF         | Reserved               |
| 7:4            | R/W        | 0xF         | Reserved               |
| 3:0            | R/W        | 0xF         | Reserved               |

**1.1.5.3 0x0040 PB Data Register (Default Value: 0x0000\_0000)**

| Offset: 0x0040 |            |             | Register Name: PB_DAT   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:8           | /          | /           | /   |
| 7:0            | R/W        | 0x0         | PB_DAT<br>If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read. |

**1.1.5.4 0x0044 PB Multi\_Driving Register 0 (Default Value: 0x1111\_1111)**

| Offset: 0x0044 |            |             | Register Name: PB_DRV0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:30          | /          | /           | /  |
| 29:28          | R/W        | 0x1         | PB7_DRV<br>PB7 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 27:26          | /          | /           | /  |
| 25:24          | R/W        | 0x1         | PB6_DRV<br>PB6 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 23:22          | /          | /           | /  |
| 21:20          | R/W        | 0x1         | PB5_DRV<br>PB5 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x1         | PB4_DRV<br>PB4 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 15:14          | /          | /           | /  |

| Offset: 0x0044 |            |             | Register Name: PB_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 13:12          | R/W        | 0x1         | PB3_DRV<br>PB3 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /   |
| 9:8            | R/W        | 0x1         | PB2_DRV<br>PB2 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /   |
| 5:4            | R/W        | 0x1         | Reserved  |
| 3:2            | /          | /           | /   |
| 1:0            | R/W        | 0x1         | Reserved  |

#### 1.1.5.5 0x0048 PB Multi\_Driving Register 1 (Default Value: 0x0001\_1111)

| Offset: 0x0048 |            |             | Register Name: PB_DRV1 |
|----------------|------------|-------------|------------------------|
| Bit            | Read/Write | Default/Hex | Description            |
| 31:18          | /          | /           | /                      |
| 17:16          | R/W        | 0x1         | Reserved               |
| 15:14          | /          | /           | /                      |
| 13:12          | R/W        | 0x1         | Reserved               |
| 11:10          | /          | /           | /                      |
| 9:8            | R/W        | 0x1         | Reserved               |
| 7:6            | /          | /           | /                      |
| 5:4            | R/W        | 0x1         | Reserved               |
| 3:2            | /          | /           | /                      |
| 1:0            | R/W        | 0x1         | Reserved               |

### 1.1.5.6 0x0054 PB Pull Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0054 |            |             | Register Name: PB_PULL0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:16          | /          | /           | /  |
| 15:14          | R/W        | 0x0         | PB7_PULL<br>PB7 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 13:12          | R/W        | 0x0         | PB6_PULL<br>PB6 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 11:10          | R/W        | 0x0         | PB5_PULL<br>PB5 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 9:8            | R/W        | 0x0         | PB4_PULL<br>PB4 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 7:6            | R/W        | 0x0         | PB3_PULL<br>PB3 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 5:4            | R/W        | 0x0         | PB2_PULL<br>PB2 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 3:2            | R/W        | 0x0         | Reserved   |
| 1:0            | R/W        | 0x0         | Reserved   |

#### 1.1.5.7 0x0060 PC Configure Register 0 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x0060 |            |             | Register Name: PC_CFG0  |  |
|----------------|------------|-------------|---|--|
| Bit            | Read/Write | Default/Hex | Description   |  |
| 31:28          | R/W        | 0xF         | PC7_SELECT<br>PC7 Select<br>0000:Input<br>0001:Output<br>0010:SPIO-HOLD<br>0011:SDC2-D3<br>0100:UART3-RX<br>0101:TWI3-SDA<br>0110:TCON-TRIG<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PC-EINT7<br>1111:IO Disable  |  |
| 27:24          | R/W        | 0xF         | PC6_SELECT<br>PC6 Select<br>0000:Input<br>0001:Output<br>0010:SPIO-WP<br>0011:SDC2-D0<br>0100:UART3-TX<br>0101:TWI3-SCK<br>0110:DBG-CLK<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PC-EINT6<br>1111:IO Disable      |  |
| 23:20          | R/W        | 0xF         | PC5_SELECT<br>PC5 Select<br>0000:Input<br>0001:Output<br>0010:SPIO-MISO<br>0011:SDC2-D1<br>0100:BOOT-SEL1<br>0101:Reserved<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PC-EINT5<br>1111:IO Disable  |  |
| 19:16          | R/W        | 0xF         | PC4_SELECT<br>PC4 Select.<br>0000:Input<br>0001:Output<br>0010:SPIO-MOSI<br>0011:SDC2-D2<br>0100:BOOT-SEL0<br>0101:Reserved<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PC-EINT4<br>1111:IO Disable |  |

| Offset: 0x0060 |            |             | Register Name: PC_CFG0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 15:12          | R/W        | 0xF         | PC3_SELECT<br>PC3 Select<br>0000:Input                      0001:Output<br>0010:SPI0-CS0                0011:SDC2-CMD<br>0100:Reserved                0101:Reserved<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PC-EINT3                1111:IO Disable |
| 11:8           | R/W        | 0xF         | PC2_SELECT<br>PC2 Select<br>0000:Input                      0001:Output<br>0010:SPI0-CLK                0011:SDC2-CLK<br>0100:Reserved                0101:Reserved<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PC-EINT2                1111:IO Disable |
| 7:4            | R/W        | 0xF         | Reserved  |
| 3:0            | R/W        | 0xF         | Reserved  |

#### 1.1.5.8 0x0070 PC Data Register (Default Value: 0x0000\_0000)

| Offset: 0x0070 |            |             | Register Name: PC_DAT   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:8           | /          | /           | /   |
| 7:0            | R/W        | 0x0         | PC_DAT<br>If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read. |

### 1.1.5.9 0x0074 PC Multi\_Driving Register 0 (Default Value: 0x1111\_1111)

| Offset: 0x0074 |            |             | Register Name: PC_DRV0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:30          | /          | /           | /  |
| 29:28          | R/W        | 0x1         | PC7_DRV<br>PC7 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 27:26          | /          | /           | /  |
| 25:24          | R/W        | 0x1         | PC6_DRV<br>PC6 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 23:22          | /          | /           | /  |
| 21:20          | R/W        | 0x1         | PC5_DRV<br>PC5 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x1         | PC4_DRV<br>PC4 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 15:14          | /          | /           | /  |
| 13:12          | R/W        | 0x1         | PC3_DRV<br>PC3 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 11:10          | /          | /           | /  |
| 9:8            | R/W        | 0x1         | PC2_DRV<br>PC2 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                     11: Level 3 |
| 7:6            | /          | /           | /  |
| 5:4            | R/W        | 0x1         | Reserved   |
| 3:2            | /          | /           | /  |
| 1:0            | R/W        | 0x1         | Reserved   |



#### 1.1.5.10 0x0084 PC Pull Register 0 (Default Value: 0x0000\_0540)

| Offset: 0x0084 |            |             | Register Name: PC_PULL0   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:16          | /          | /           | /   |
| 15:14          | R/W        | 0x0         | PC7_PULL<br>PC7 Pull_up/down Select<br>00: Pull_up/down disable      01: Pull_up<br>10: Pull_down                      11: Reserved |
| 13:12          | R/W        | 0x0         | PC6_PULL<br>PC6 Pull_up/down Select<br>00: Pull_up/down disable      01: Pull_up<br>10: Pull_down                      11: Reserved |
| 11:10          | R/W        | 0x1         | PC5_PULL<br>PC5 Pull_up/down Select<br>00: Pull_up/down disable      01: Pull_up<br>10: Pull_down                      11: Reserved |
| 9:8            | R/W        | 0x1         | PC4_PULL<br>PC4 Pull_up/down Select<br>00: Pull_up/down disable      01: Pull_up<br>10: Pull_down                      11: Reserved |
| 7:6            | R/W        | 0x1         | PC3_PULL<br>PC3 Pull_up/down Select<br>00: Pull_up/down disable      01: Pull_up<br>10: Pull_down                      11: Reserved |
| 5:4            | R/W        | 0x0         | PC2_PULL<br>PC2 Pull_up/down Select<br>00: Pull_up/down disable      01: Pull_up<br>10: Pull_down                      11: Reserved |
| 3:2            | R/W        | 0x0         | Reserved  |
| 1:0            | R/W        | 0x0         | Reserved  |

### 1.1.5.11 0x0090 PD Configure Register 0 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x0090 |            |             | Register Name: PD_CFG0  |  |
|----------------|------------|-------------|---|--|
| Bit            | Read/Write | Default/Hex | Description   |  |
| 31:28          | R/W        | 0xF         | PD7_SELECT<br>PD7 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D11                0011:LVDS0-CKN<br>0100:DSI-D2N                0101:UART4-TX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT7                1111:IO Disable |  |
| 27:24          | R/W        | 0xF         | PD6_SELECT<br>PD6 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D10                0011:LVDS0-CKP<br>0100:DSI-D2P                0101:UART5-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT6                1111:IO Disable |  |
| 23:20          | R/W        | 0xF         | PD5_SELECT<br>PD5 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D7                0011:LVDS0-V2N<br>0100:DSI-CKN                0101:UART5-TX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT5                1111:IO Disable  |  |
| 19:16          | R/W        | 0xF         | PD4_SELECT<br>PD4 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D6                0011:LVDS0-V2P<br>0100:DSI-CKP                0101:UART2-CTS<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT4                1111:IO Disable |  |

| Offset: 0x0090 |            |             | Register Name: PD_CFG0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 15:12          | R/W        | 0xF         | PD3_SELECT<br>PD3 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D5                0011:LVDS0-V1N<br>0100:DSI-D1N                0101:UART2-RTS<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT3                1111:IO Disable |
| 11:8           | R/W        | 0xF         | PD2_SELECT<br>PD2 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D4                0011:LVDS0-V1P<br>0100:DSI-D1P                0101:UART2-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT2                1111:IO Disable  |
| 7:4            | R/W        | 0xF         | PD1_SELECT<br>PD1 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D3                0011:LVDS0-V0N<br>0100:DSI-D0N                0101:UART2-TX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT1                1111:IO Disable  |
| 3:0            | R/W        | 0xF         | PD0_SELECT<br>PD0 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D2                0011:LVDS0-V0P<br>0100:DSI-D0P                0101:TWI0-SCK<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT0                1111:IO Disable  |

### 1.1.5.12 0x0094 PD Configure Register 1 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x0094 |            |             | Register Name: PD_CFG1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:28          | R/W        | 0xF         | PD15_SELECT<br>PD15 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D21                0011:LVDS1-V2N<br>0100:SPI1-WP/DBI-TE        0101:IR-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT15               1111:IO Disable                   |
| 27:24          | R/W        | 0xF         | PD14_SELECT<br>PD14 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D20                0011:LVDS1-V2P<br>0100:SPI1-HOLD/DBI-DCX/DBI-WRX    0101:UART3-CTS<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT14               1111:IO Disable        |
| 23:20          | R/W        | 0xF         | PD13_SELECT<br>PD13 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D19                0011:LVDS1-V1N<br>0100:SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX    0101:UART3-RTS<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT13               1111:IO Disable |
| 19:16          | R/W        | 0xF         | PD12_SELECT<br>PD12 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D18                0011:LVDS1-V1P<br>0100:SPI1-MOSI/DBI-SDO       0101:TWI0-SDA<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT12               1111:IO Disable              |

| Offset: 0x0094 |            |             | Register Name: PD_CFG1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 15:12          | R/W        | 0xF         | PD11_SELECT<br>PD11 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D15                0011:LVDS1-V0N<br>0100:SPI1-CLK/DBI-SCLK      0101:UART3-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT11               1111:IO Disable |
| 11:8           | R/W        | 0xF         | PD10_SELECT<br>PD10 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D14                0011:LVDS1-V0P<br>0100:SPI1-CS/DBI-CSX        0101:UART3-TX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT10               1111:IO Disable |
| 7:4            | R/W        | 0xF         | PD9_SELECT<br>PD9 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D13                0011:LVDS0-V3N<br>0100:DSI-D3N                 0101:PWM6<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT9                1111:IO Disable      |
| 3:0            | R/W        | 0xF         | PD8_SELECT<br>PD8 Select<br>0000:Input                      0001:Output<br>0010:LCD0-D12                0011:LVDS0-V3P<br>0100:DSI-D3P                 0101:UART4-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT8                1111:IO Disable  |

### 1.1.5.13 0x0098 PD Configure Register 2 (Default Value: 0x0FFF\_FFFF)

| Offset: 0x0098 |            |             | Register Name: PD_CFG2  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:28          | /          | /           | /   |
| 27:24          | R/W        | 0xF         | PD22_SELECT<br>PD22 Select<br>0000:Input                      0001:Output<br>0010:OWA-OUT                0011:IR-RX<br>0100:UART1-RX               0101:PWM7<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT22               1111:IO Disable    |
| 23:20          | R/W        | 0xF         | PD21_SELECT<br>PD21 Select<br>0000:Input                      0001:Output<br>0010:LCD0-VSYNC            0011:TWI2-SDA<br>0100:UART1-TX               0101:PWM5<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT21               1111:IO Disable  |
| 19:16          | R/W        | 0xF         | PD20_SELECT<br>PD20 Select<br>0000:Input                      0001:Output<br>0010:LCD0-HSYNC            0011:TWI2-SCK<br>0100:DMIC-CLK               0101:PWM4<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT20               1111:IO Disable  |
| 15:12          | R/W        | 0xF         | PD19_SELECT<br>PD19 Select<br>0000:Input                      0001:Output<br>0010:LCD0-DE                0011:LVDS1-V3N<br>0100:DMIC-DATA0            0101:PWM3<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PD-EINT19               1111:IO Disable |

| Offset: 0x0098 |            |             | Register Name: PD_CFG2   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 11:8           | R/W        | 0xF         | PD18_SELECT<br>PD18 Select<br>0000:Input<br>0001:Output<br>0010:LCD0-CLK<br>0011:LVDS1-V3P<br>0100:DMIC-DATA1<br>0101:PWM2<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PD-EINT18<br>1111:IO Disable  |
| 7:4            | R/W        | 0xF         | PD17_SELECT<br>PD17 Select.<br>0000:Input<br>0001:Output<br>0010:LCD0-D23<br>0011:LVDS1-CKN<br>0100:DMIC-DATA2<br>0101:PWM1<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PD-EINT17<br>1111:IO Disable |
| 3:0            | R/W        | 0xF         | PD16_SELECT<br>PD16 Select<br>0000:Input<br>0001:Output<br>0010:LCD0-D22<br>0011:LVDS1-CKP<br>0100:DMIC-DATA3<br>0101:PWM0<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PD-EINT16<br>1111:IO Disable  |

#### 1.1.5.14 0x00A0 PD Data Register (Default Value: 0x0000\_0000)

| Offset: 0x00A0 |            |             | Register Name: PD_DAT |
|----------------|------------|-------------|-----------------------|
| Bit            | Read/Write | Default/Hex | Description           |
| 31:23          | /          | /           | /                     |

| Offset: 0x00A0 |            |             | Register Name: PD_DAT  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 22:0           | R/W        | 0x0         | PD_DAT<br>PD Data<br>If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read. |

#### 1.1.5.15 0x00A4 PD Multi\_Driving Register 0 (Default Value: 0x1111\_1111)

| Offset: 0x00A4 |            |             | Register Name: PD_DRV0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:30          | /          | /           | /  |
| 29:28          | R/W        | 0x1         | PD7_DRV<br>PD7 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                    11: Level 3 |
| 27:26          | /          | /           | /  |
| 25:24          | R/W        | 0x1         | PD6_DRV<br>PD6 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                    11: Level 3 |
| 23:22          | /          | /           | /  |
| 21:20          | R/W        | 0x1         | PD5_DRV<br>PD5 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                    11: Level 3 |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x1         | PD4_DRV<br>PD4 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                    11: Level 3 |
| 15:14          | /          | /           | /  |



| Offset: 0x00A4 |            |             | Register Name: PD_DRV0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 13:12          | R/W        | 0x1         | PD3_DRV<br>PD3 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /  |
| 9:8            | R/W        | 0x1         | PD2_DRV<br>PD2 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /  |
| 5:4            | R/W        | 0x1         | PD1_DRV<br>PD1 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 3:2            | /          | /           | /  |
| 1:0            | R/W        | 0x1         | PD0_DRV<br>PD0 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

#### 1.1.5.16 0x00A8 PD Multi\_Driving Register 1 (Default Value: 0x1111\_1111)

| Offset: 0x00A8 |            |             | Register Name: PD_DRV1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:30          | /          | /           | /  |
| 29:28          | R/W        | 0x1         | PD15_DRV<br>PD15 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 27:26          | /          | /           | /  |
| 25:24          | R/W        | 0x1         | PD14_DRV<br>PD14 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 23:22          | /          | /           | /  |

| Offset: 0x00A8 |            |             | Register Name: PD_DRV1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 21:20          | R/W        | 0x1         | PD13_DRV<br>PD13 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x1         | PD12_DRV<br>PD12 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /  |
| 13:12          | R/W        | 0x1         | PD11_DRV<br>PD11 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /  |
| 9:8            | R/W        | 0x1         | PD10_DRV<br>PD10 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /  |
| 5:4            | R/W        | 0x1         | PD9_DRV<br>PD9 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3   |
| 3:2            | /          | /           | /  |
| 1:0            | R/W        | 0x1         | PD8_DRV<br>PD8 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3   |

#### 1.1.5.17 0x00AC PD Multi\_Driving Register 2 (Default Value: 0x0111\_1111)

| Offset: 0x00AC |            |             | Register Name: PD_DRV2 |
|----------------|------------|-------------|------------------------|
| Bit            | Read/Write | Default/Hex | Description            |
| 31:26          | /          | /           | /                      |

| Offset: 0x00AC |            |             | Register Name: PD_DRV2   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 25:24          | R/W        | 0x1         | PD22_DRV<br>PD22 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 23:22          | /          | /           | /  |
| 21:20          | R/W        | 0x1         | PD21_DRV<br>PD21 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /  |
| 17:16          | R/W        | 0x1         | PD20_DRV<br>PD20 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /  |
| 13:12          | R/W        | 0x1         | PD19_DRV<br>PD19 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /  |
| 9:8            | R/W        | 0x1         | PD18_DRV<br>PD18 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /  |
| 5:4            | R/W        | 0x1         | PD17_DRV<br>PD17 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 3:2            | /          | /           | /  |
| 1:0            | R/W        | 0x1         | PD16_DRV<br>PD16 Multi_Driving Select.<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

#### 1.1.5.18 0x00B4 PD Pull Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x00B4 |            |             | Register Name: PD_PULL0   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | R/W        | 0x0         | PD15_PULL<br>PD15 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 29:28          | R/W        | 0x0         | PD14_PULL<br>PD14 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 27:26          | R/W        | 0x0         | PD13_PULL<br>PD13 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 25:24          | R/W        | 0x0         | PD12_PULL<br>PD12 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 23:22          | R/W        | 0x0         | PD11_PULL<br>PD11 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 21:20          | R/W        | 0x0         | PD10_PULL<br>PD10 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 19:18          | R/W        | 0x0         | PD9_PULL<br>PD9 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 17:16          | R/W        | 0x0         | PD8_PULL<br>PD8 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |

| Offset: 0x00B4 |            |             | Register Name: PD_PULL0   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 15:14          | R/W        | 0x0         | PD7_PULL<br>PD7 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 13:12          | R/W        | 0x0         | PD6_PULL<br>PD6 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 11:10          | R/W        | 0x0         | PD5_PULL<br>PD5 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 9:8            | R/W        | 0x0         | PD4_PULL<br>PD4 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 7:6            | R/W        | 0x0         | PD3_PULL<br>PD3 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 5:4            | R/W        | 0x0         | PD2_PULL<br>PD2 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 3:2            | R/W        | 0x0         | PD1_PULL<br>PD1 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 1:0            | R/W        | 0x0         | PD0_PULL<br>PD0 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |

### 1.1.5.19 0x00B8 PD Pull Register 1 (Default Value: 0x0000\_0000)

| Offset: 0x00B8 |            |             | Register Name: PD_PULL1   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:14          | /          | /           | /   |
| 13:12          | R/W        | 0x0         | PD22_PULL<br>PD22 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 11:10          | R/W        | 0x0         | PD21_PULL<br>PD21 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 9:8            | R/W        | 0x0         | PD20_PULL<br>PD20 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 7:6            | R/W        | 0x0         | PD19_PULL<br>PD19 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 5:4            | R/W        | 0x0         | PD18_PULL<br>PD18 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 3:2            | R/W        | 0x0         | PD17_PULL<br>PD17 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 1:0            | R/W        | 0x0         | PD16_PULL<br>PD16 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |

#### 1.1.5.20 0x00C0 PE Configure Register 0 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x00C0 |            |             | Register Name: PE_CFG0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:28          | R/W        | 0xF         | PE7_SELECT<br>PE7 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D3                0011:UART5-RX<br>0100:TWI3-SDA               0101:OWA-OUT<br>0110:D-JTAG-CK               0111:R-JTAG-CK<br>1000:RGMII-CLKIN/RMII-RXER 1001:Reserved<br>1110:PE-EINT7                1111:IO Disable    |
| 27:24          | R/W        | 0xF         | PE6_SELECT<br>PE6 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D2                0011:UART5-TX<br>0100:TWI3-SCK               0101:OWA-IN<br>0110:D-JTAG-DO               0111:R-JTAG-DO<br>1000:RMII-TXCTRL/RMII-TXEN 1001:Reserved<br>1110:PE-EINT6                1111:IO Disable     |
| 23:20          | R/W        | 0xF         | PE5_SELECT<br>PE5 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D1                0011:UART4-RX<br>0100:TWI2-SDA               0101:LEDC-DO<br>0110:D-JTAG-DI               0111:R-JTAG-DI<br>1000:RGMII-TXD1/RMII-TXD1 1001:Reserved<br>1110:PE-EINT5                1111:IO Disable     |
| 19:16          | R/W        | 0xF         | PE4_SELECT<br>PE4 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D0                0011:UART4-TX<br>0100:TWI2-SCK               0101:CLK-FANOUT2<br>0110:D-JTAG-MS               0111:R-JTAG-MS<br>1000:RGMII-TXD0/RMII-TXD0 1001:Reserved<br>1110:PE-EINT4                1111:IO Disable |

| Offset: 0x00C0 |            |             | Register Name: PE_CFG0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 15:12          | R/W        | 0xF         | PE3_SELECT<br>PE3 Select<br>0000:Input<br>0001:Output<br>0010:NCSI0-MCLK<br>0011:UART2-RX<br>0100:TWI0-SDA<br>0101:CLK-FANOUT1<br>0110:UART0-RX<br>0111:Reserved<br>1000:RGMII-TXCK/RMII-TXCK<br>1001:Reserved<br>1110:PE-EINT3<br>1111:IO Disable      |
| 11:8           | R/W        | 0xF         | PE2_SELECT<br>PE2 Select<br>0000:Input<br>0001:Output<br>0010:NCSI0-PCLK<br>0011:UART2-TX<br>0100:TWI0-SCK<br>0101:CLK-FANOUT0<br>0110:UART0-TX<br>0111:Reserved<br>1000:RGMII-RXD1/RMII-RXD1<br>1001:Reserved<br>1110:PE-EINT2<br>1111:IO Disable      |
| 7:4            | R/W        | 0xF         | PE1_SELECT<br>PE1 Select<br>0000:Input<br>0001:Output<br>0010:NCSI0-VSYNC<br>0011:UART2-CTS<br>0100:TWI1-SDA<br>0101:LCD0-VSYNC<br>0110:Reserved<br>0111:Reserved<br>1000:RGMII-RXD0/RMII-RXD0<br>1001:Reserved<br>1110:PE-EINT1<br>1111:IO Disable     |
| 3:0            | R/W        | 0xF         | PE0_SELECT<br>PE0 Select<br>0000:Input<br>0001:Output<br>0010:NCSI0-HSYNC<br>0011:UART2-RTS<br>0100:TWI1-SCK<br>0101:LCD0-HSYNC<br>0110:Reserved<br>0111:Reserved<br>1000:RGMII-RXCTRL/RMII-CRS-DV<br>1001:Reserved<br>1110:PE-EINT0<br>1111:IO Disable |



#### 1.1.5.21 0x00C4 PE Configure Register 1 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x00C4 |            |             | Register Name: PE_CFG1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0xF         | Reserved   |
| 27:24          | R/W        | 0xF         | Reserved   |
| 23:20          | R/W        | 0xF         | PE13_SELECT<br>PE13 Select<br>0000:Input                      0001:Output<br>0010:TWI2-SDA                0011:PWM5<br>0100:Reserved                0101:Reserved<br>0110:DMIC-DATA3            0111:Reserved<br>1000:RGMII-RXD2            1001:Reserved<br>1110:PE-EINT13              1111:IO Disable         |
| 19:16          | R/W        | 0xF         | PE12_SELECT<br>PE12 Select<br>0000:Input                      0001:Output<br>0010:TWI2-SCK               0011:NCSI0-FIELD<br>0100:Reserved                0101:Reserved<br>0110:Reserved                0111:Reserved<br>1000:RGMII-TXD3            1001:Reserved<br>1110:PE-EINT12              1111:IO Disable |
| 15:12          | R/W        | 0xF         | PE11_SELECT<br>PE11 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D7                0011:UART1-RX<br>0100:Reserved                0101:Reserved<br>0110:JTAG-CK                0111:Reserved<br>1000:RGMII-TXD2            1001:Reserved<br>1110:PE-EINT11              1111:IO Disable    |
| 11:8           | R/W        | 0xF         | PE10_SELECT<br>PE10 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D6                0011:UART1-TX<br>0100:PWM4                    0101:IR-RX<br>0110:JTAG-DO                0111:Reserved<br>1000:EPHY-25M              1001:Reserved<br>1110:PE-EINT10              1111:IO Disable       |

| Offset: 0x00C4 |            |             | Register Name: PE_CFG1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 7:4            | R/W        | 0xF         | PE9_SELECT<br>PE9 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D5                0011:UART1-CTS<br>0100:PWM3                    0101:UART3-RX<br>0110:JTAG-DI                0111:Reserved<br>1000:MDIO                    1001:Reserved<br>1110:PE-EINT9               1111:IO Disable  |
| 3:0            | R/W        | 0xF         | PE8_SELECT<br>PE8 Select<br>0000:Input                      0001:Output<br>0010:NCSI0-D4                0011:UART1-RTS<br>0100:PWM_2                   0101:UART3-TX<br>0110:JTAG-MS                0111:Reserved<br>1000:MDC                      1001:Reserved<br>1110:PE_EINT8               1111:IO Disable |

#### 1.1.5.22 0x00D0 PE Data Register (Default Value: 0x0000\_0000)

| Offset: 0x00D0 |            |             | Register Name: PE_DAT   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:14          | /          | /           | /   |
| 13:0           | R/W        | 0x0         | PE_DAT<br>PE Data<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

### 1.1.5.23 0x00D4 PE Multi\_Driving Register 0 (Default Value: 0x1111\_1111)

| Offset: 0x00D4 |            |             | Register Name: PE_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | /          | /           | /   |
| 29:28          | R/W        | 0x1         | PE7_DRV<br>PE7 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 27:26          | /          | /           | /   |
| 25:24          | R/W        | 0x1         | PE6_DRV<br>PE6 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 23:22          | /          | /           | /   |
| 21:20          | R/W        | 0x1         | PE5_DRV<br>PE5 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /   |
| 17:16          | R/W        | 0x1         | PE4_DRV<br>PE4 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /   |
| 13:12          | R/W        | 0x1         | PE3_DRV<br>PE3 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /   |
| 9:8            | R/W        | 0x1         | PE2_DRV<br>PE2 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /   |

| Offset: 0x00D4 |            |             | Register Name: PE_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 5:4            | R/W        | 0x1         | PE1_DRV<br>PE1 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 3:2            | /          | /           | /   |
| 1:0            | R/W        | 0x1         | PE0_DRV<br>PE0 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

#### 1.1.5.24 0x00D8 PE Multi\_Driving Register 1 (Default Value: 0x1111\_1111)

| Offset: 0x00D8 |            |             | Register Name: PE_DRV1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | /          | /           | /   |
| 29:28          | R/W        | 0x1         | Reserved  |
| 27:26          | /          | /           | /   |
| 25:24          | R/W        | 0x1         | Reserved  |
| 23:22          | /          | /           | /   |
| 21:20          | R/W        | 0x1         | PE13_DRV<br>PE13 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /   |
| 17:16          | R/W        | 0x1         | PE12_DRV<br>PE12 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /   |
| 13:12          | R/W        | 0x1         | PE11_DRV<br>PE11 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /   |

| Offset: 0x00D8 |            |             | Register Name: PE_DRV1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 9:8            | R/W        | 0x1         | PE10_DRV<br>PE10 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /   |
| 5:4            | R/W        | 0x1         | PE9_DRV<br>PE9 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3   |
| 3:2            | /          | /           | /   |
| 1:0            | R/W        | 0x1         | PE8_DRV<br>PE8 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3   |

#### 1.1.5.25 0x00E4 PE Pull Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x00E4 |            |             | Register Name: PE_PULL0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:30          | R/W        | 0x0         | Reserved   |
| 29:28          | R/W        | 0x0         | Reserved   |
| 27:26          | R/W        | 0x0         | PE13_PULL<br>PE13 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                      11: Reserved |
| 25:24          | R/W        | 0x0         | PE12_PULL<br>PE12 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                      11: Reserved |
| 23:22          | R/W        | 0x0         | PE11_PULL<br>PE11 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                      11: Reserved |

| Offset: 0x00E4 |            |             | Register Name: PE_PULL0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 21:20          | R/W        | 0x0         | PE10_PULL<br>PE10 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 19:18          | R/W        | 0x0         | PE9_PULL<br>PE9 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 17:16          | R/W        | 0x0         | PE8_PULL<br>PE8 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 15:14          | R/W        | 0x0         | PE7_PULL<br>PE7 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 13:12          | R/W        | 0x0         | PE6_PULL<br>PE6 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 11:10          | R/W        | 0x0         | PE5_PULL<br>PE5 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 9:8            | R/W        | 0x0         | PE4_PULL<br>PE4 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 7:6            | R/W        | 0x0         | PE3_PULL<br>PE3 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 5:4            | R/W        | 0x0         | PE2_PULL<br>PE2 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |

| Offset: 0x00E4 |            |             | Register Name: PE_PULL0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 3:2            | R/W        | 0x0         | PE1_PULL<br>PE1 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |
| 1:0            | R/W        | 0x0         | PE0_PULL<br>PE0 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                11: Reserved |

#### 1.1.5.26 0x00F0 PF Configure Register 0 (Default Value: 0x0FFF\_FFFF)

| Offset: 0x00F0 |            |             | Register Name: PF_CFG0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | /          | /           | /  |
| 27:24          | R/W        | 0xF         | PF6_SELECT<br>PF6 Select<br>0000:Input                    0001:Output<br>0010:Reserved               0011:OWA-OUT<br>0100:IR-RX                  0101:I2S2-MCLK<br>0110:PWM5                   0111:Reserved<br>1000:Reserved               1001:Reserved<br>1110:PF-EINT6               1111:IO Disable |
| 23:20          | R/W        | 0xF         | PF5_SELECT<br>PF5 Select<br>0000:Input                    0001:Output<br>0010:SDC0-D2                0011:JTAG-CK<br>0100:R-JTAG-CK              0101:I2S2-LRCK<br>0110:Reserved               0111:Reserved<br>1000:Reserved               1001:Reserved<br>1110:PF-EINT5               1111:IO Disable |

| Offset: 0x00F0 |            |             | Register Name: PF_CFG0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 19:16          | R/W        | 0xF         | PF4_SELECT<br>PF4 Select<br>0000:Input                      0001:Output<br>0010:SDC0-D3                0011:UART0-RX<br>0100:TWI0-SDA              0101:PWM6<br>0110:IR-TX                    0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PF-EINT4               1111:IO Disable       |
| 15:12          | R/W        | 0xF         | PF3_SELECT<br>PF3 Select<br>0000:Input                      0001:Output<br>0010:SDC0-CMD              0011:JTAG-DO<br>0100:R-JTAG-DO              0101:I2S2-BCLK<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PF-EINT3               1111:IO Disable    |
| 11:8           | R/W        | 0xF         | PF2_SELECT<br>PF2 Select<br>0000:Input                      0001:Output<br>0010:SDC0-CLK               0011:UART0-TX<br>0100:TWI0-SCK               0101:LEDC-DO<br>0110:OWA-IN                 0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PF-EINT2               1111:IO Disable     |
| 7:4            | R/W        | 0xF         | PF1_SELECT<br>PF1 Select<br>0000:Input                      0001:Output<br>0010:SDC0-D0                0011:JTAG-DI<br>0100:R-JTAG-DI               0101:I2S2-DOUT0<br>0110:I2S2-DIN1               0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PF-EINT1               1111:IO Disable |



| Offset: 0x00F0 |            |             | Register Name: PF_CFG0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 3:0            | R/W        | 0xF         | PF0_SELECT<br>PF0 Select<br>0000:Input<br>0001:Output<br>0010:SDC0-D1<br>0011:JTAG-MS<br>0100:R-JTAG-MS<br>0101:I2S2-DOUT1<br>0110:I2S2-DIN0<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PF-EINT0<br>1111:IO Disable |

#### 1.1.5.27 0x0100 PF Data Register (Default Value: 0x0000\_0000)

| Offset: 0x0100 |            |             | Register Name: PF_DAT   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:0            | R/W        | 0           | PF_DAT<br>PF Data<br>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read. |

#### 1.1.5.28 0x0104 PF Multi\_Driving Register 0 (Default Value: 0x0111\_1111)

| Offset: 0x0104 |            |             | Register Name: PF_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:26          | /          | /           | /   |
| 25:24          | R/W        | 0x1         | PF6_DRV<br>PF6 Multi_Driving Select<br>00: Level 0<br>01: Level 1<br>10: Level 2<br>11: Level 3 |
| 23:22          | /          | /           | /   |

| Offset: 0x0104 |            |             | Register Name: PF_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 21:20          | R/W        | 0x1         | PF5_DRV<br>PF5 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /   |
| 17:16          | R/W        | 0x1         | PF4_DRV<br>PF4 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /   |
| 13:12          | R/W        | 0x1         | PF3_DRV<br>PF3 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /   |
| 9:8            | R/W        | 0x1         | PF2_DRV<br>PF2 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /   |
| 5:4            | R/W        | 0x1         | PF1_DRV<br>PF1 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 3:2            | /          | /           | /   |
| 1:0            | R/W        | 0x1         | PF0_DRV<br>PF0 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

#### 1.1.5.29 0x0114 PF Pull Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0114 |            |             | Register Name: PF_PULL0 |
|----------------|------------|-------------|-------------------------|
| Bit            | Read/Write | Default/Hex | Description             |
| 31:14          | /          | /           | /                       |

| Offset: 0x0114 |            |             | Register Name: PF_PULL0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 13:12          | R/W        | 0x0         | PF6_PULL<br>PF6 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 11:10          | R/W        | 0x0         | PF5_PULL<br>PF5 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 9:8            | R/W        | 0x0         | PF4_PULL<br>PF4 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 7:6            | R/W        | 0x0         | PF3_PULL<br>PF3 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 5:4            | R/W        | 0x0         | PF2_PULL<br>PF2 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 3:2            | R/W        | 0x0         | PF1_PULL<br>PF1 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 1:0            | R/W        | 0x0         | PF0_PULL<br>PF0 Pull_up or down Select<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |

### 1.1.5.30 0x0120 PG Configure Register 0 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x0120 |            |             | Register Name: PG_CFG0   |  |
|----------------|------------|-------------|--|--|
| Bit            | Read/Write | Default/Hex | Description  |  |
| 31:28          | R/W        | 0xF         | PG7_SELECT<br>PG7 Select<br>0000:Input<br>0001:Output<br>0010:UART1-RX<br>0011:TWI2-SDA<br>0100:RGMII-TXD3<br>0101:OWA-IN<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PG-EINT7<br>1111:IO Disable        |  |
| 27:24          | R/W        | 0xF         | PG6_SELECT<br>PG6 Select<br>0000:Input<br>0001:Output<br>0010:UART1-TX<br>0011:TWI2-SCK<br>0100:RGMII-TXD2<br>0101:PWM1<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PG-EINT6<br>1111:IO Disable          |  |
| 23:20          | R/W        | 0xF         | PG5_SELECT<br>PG5 Select<br>0000:Input<br>0001:Output<br>0010:SDC1-D3<br>0011:UART5-RX<br>0100:RGMII-TXD1/RMII-TXD1<br>0101:PWM4<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PG-EINT5<br>1111:IO Disable |  |
| 19:16          | R/W        | 0xF         | PG4_SELECT<br>PG4 Select<br>0000:Input<br>0001:Output<br>0010:SDC1-D2<br>0011:UART5-TX<br>0100:RGMII-TXD0/RMII-TXD0<br>0101:PWM5<br>0110:Reserved<br>0111:Reserved<br>1000:Reserved<br>1001:Reserved<br>1110:PG-EINT4<br>1111:IO Disable |  |

| Offset: 0x0120 |            |             | Register Name: PG_CFG0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 15:12          | R/W        | 0xF         | PG3_SELECT<br>PG3 Select<br>0000:Input                      0001:Output<br>0010:SDC1-D1                0011:UART3-CTS<br>0100:RGMII-TXCK/RMII-TXCK   0101:UART4-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PG-EINT3                1111:IO Disable |
| 11:8           | R/W        | 0xF         | PG2_SELECT<br>PG2 Select<br>0000:Input                      0001:Output<br>0010:SDC1-D0                0011:UART3-RTS<br>0100:RGMII-RXD1/RMII-RXD1   0101:UART4-TX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PG-EINT2                1111:IO Disable |
| 7:4            | R/W        | 0xF         | PG1_SELECT<br>PG1 Select<br>0000:Input                      0001:Output<br>0010:SDC1-CMD                0011:UART3-RX<br>0100:RGMII-RXD0/RMII-RXD0   0101:PWM6<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PG-EINT1                1111:IO Disable     |
| 3:0            | R/W        | 0xF         | PG0_SELECT<br>PG0 Select<br>0000:Input                      0001:Output<br>0010:SDC1-CLK                0011:UART3-TX<br>0100:RGMII-RXCTRL/RMII-CRS-DV   0101:PWM7<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PG-EINT0                1111:IO Disable |

### 1.1.5.31 0x0124 PG Configure Register 1 (Default Value: 0xFFFF\_FFFF)

| Offset: 0x0124 |            |             | Register Name: PG_CFG1   |   |
|----------------|------------|-------------|--|---|
| Bit            | Read/Write | Default/Hex | Description  |   |
| 31:28          | R/W        | 0xF         | PG15_SELECT<br>PG15 Select<br>0000:Input<br>0010:I2S1-DOUT0<br>0100:MDIO<br>0110:SPIO-HOLD<br>1000:Reserved<br>1110:PG-EINT15                | 0001:Output<br>0011:TWI2-SDA<br>0101:I2S1-DIN1<br>0111:UART1-CTS<br>1001:Reserved<br>1111:IO Disable  |
| 27:24          | R/W        | 0xF         | PG14_SELECT<br>PG14 Select<br>0000:Input<br>0010:I2S1-DIN0<br>0100:MDC<br>0110:SPIO-WP<br>1000:Reserved<br>1110:PG-EINT14                    | 0001:Output<br>0011:TWI2-SCK<br>0101:I2S1-DOUT1<br>0111:UART1-RTS<br>1001:Reserved<br>1111:IO Disable |
| 23:20          | R/W        | 0xF         | PG13_SELECT<br>PG13 Select.<br>0000:Input<br>0010:I2S1-BCLK<br>0100:RGMII-CLKIN/RMII-RXER<br>0110:LEDC-DO<br>1000:Reserved<br>1110:PG-EINT13 | 0001:Output<br>0011:TWI0-SDA<br>0101:PWM2<br>0111:UART1_RX<br>1001:Reserved<br>1111:IO Disable        |
| 19:16          | R/W        | 0xF         | PG12_SELECT<br>PG12 Select<br>0000:Input<br>0010:I2S1-LRCK<br>0100:RGMII-TXCTRL/RMII-TXEN<br>0110:PWM0<br>1000:Reserved<br>1110:PG-EINT12    | 0001:Output<br>0011:TWI0-SCK<br>0101:CLK-FANOUT2<br>0111:UART1-TX<br>1001:Reserved<br>1111:IO Disable |

| Offset: 0x0124 |            |             | Register Name: PG_CFG1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 15:12          | R/W        | 0xF         | PG11_SELECT<br>PG11 Select<br>0000:Input                      0001:Output<br>0010:I2S1-MCLK              0011:TWI3-SDA<br>0100:EPHY-25M              0101:CLK-FANOUT1<br>0110:TCON-TRIG            0111:Reserved<br>1000:Reserved              1001:Reserved<br>1110:PG-EINT11            1111:IO Disable      |
| 11:8           | R/W        | 0xF         | PG10_SELECT<br>PG10 Select<br>0000:Input                      0001:Output<br>0010:PWM3                    0011:TWI3-SCK<br>0100:RGMII-RXCK            0101:CLK-FANOUT0<br>0110:IR-RX                    0111:Reserved<br>1000:Reserved              1001:Reserved<br>1110:PG-EINT10            1111:IO Disable |
| 7:4            | R/W        | 0xF         | PG9_SELECT<br>PG9 Select.<br>0000:Input                      0001:Output<br>0010:UART1-CTS            0011:TWI1-SDA<br>0100:RGMII-RXD3            0101:UART3-RX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PG-EINT9              1111:IO Disable      |
| 3:0            | R/W        | 0xF         | PG8_SELECT<br>PG8 Select<br>0000:Input                      0001:Output<br>0010:UART1-RTS            0011:TWI1-SCK<br>0100:RGMII-RXD2            0101:UART3-TX<br>0110:Reserved                0111:Reserved<br>1000:Reserved                1001:Reserved<br>1110:PG-EINT8              1111:IO Disable       |

**1.1.5.32 0x0130 PG Data Register (Default Value: 0x0000\_0000)**

| Offset: 0x0130 |            |             | Register Name: PG_DAT   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:16          | /          | /           | /   |
| 15:0           | R/W        | 0x0         | PG_DAT<br>If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read. |

**1.1.5.33 0x0134 PG Multi\_Driving Register 0 (Default Value: 0x1111\_1111)**

| Offset: 0x0134 |            |             | Register Name: PG_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | /          | /           | /   |
| 29:28          | R/W        | 0x1         | PG7_DRV<br>PG7 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 27:26          | /          | /           | /   |
| 25:24          | R/W        | 0x1         | PG6_DRV<br>PG6 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 23:22          | /          | /           | /   |
| 21:20          | R/W        | 0x1         | PG5_DRV<br>PG5 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /   |
| 17:16          | R/W        | 0x1         | PG4_DRV<br>PG4 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /   |



| Offset: 0x0134 |            |             | Register Name: PG_DRV0  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 13:12          | R/W        | 0x1         | PG3_DRV<br>PG3 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /   |
| 9:8            | R/W        | 0x1         | PG2_DRV<br>PG2 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /   |
| 5:4            | R/W        | 0x1         | PG1_DRV<br>PG1 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 3:2            | /          | /           | /   |
| 1:0            | R/W        | 0x1         | PG0_DRV<br>PG0 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |

#### 1.1.5.34 0x0138 PG Multi\_Driving Register 1 (Default Value: 0x1111\_1111)

| Offset: 0x0138 |            |             | Register Name: PG_DRV1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | /          | /           | /   |
| 29:28          | R/W        | 0x1         | PG15_DRV<br>PG15 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 27:26          | /          | /           | /   |
| 25:24          | R/W        | 0x1         | PG14_DRV<br>PG14 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 23:22          | /          | /           | /   |

| Offset: 0x0138 |            |             | Register Name: PG_DRV1  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 21:20          | R/W        | 0x1         | PG13_DRV<br>PG13 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 19:18          | /          | /           | /   |
| 17:16          | R/W        | 0x1         | PG12_DRV<br>PG12 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 15:14          | /          | /           | /   |
| 13:12          | R/W        | 0x1         | PG11_DRV<br>PG11 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 11:10          | /          | /           | /   |
| 9:8            | R/W        | 0x1         | PG10_DRV<br>PG10 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3 |
| 7:6            | /          | /           | /   |
| 5:4            | R/W        | 0x1         | PG9_DRV<br>PG9 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3   |
| 3:2            | /          | /           | /   |
| 1:0            | R/W        | 0x1         | PG8_DRV<br>PG8 Multi_Driving Select<br>00: Level 0                      01: Level 1<br>10: Level 2                      11: Level 3   |

### 1.1.5.35 0x0144 PG Pull Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0144 |            |             | Register Name: PG_PULL0   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:30          | R/W        | 0x0         | PG15_PULL<br>PG15 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 29:28          | R/W        | 0x0         | PG14_PULL<br>PG14 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 27:26          | R/W        | 0x0         | PG13_PULL<br>PG13 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 25:24          | R/W        | 0x0         | PG12_PULL<br>PG12 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 23:22          | R/W        | 0x0         | PG11_PULL<br>PG11 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 21:20          | R/W        | 0x0         | PG10_PULL<br>PG10 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 19:18          | R/W        | 0x0         | PG9_PULL<br>PG9 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |
| 17:16          | R/W        | 0x0         | PG8_PULL<br>PG8 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved   |

| Offset: 0x0144 |            |             | Register Name: PG_PULL0   |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 15:14          | R/W        | 0x0         | PG7_PULL<br>PG7 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 13:12          | R/W        | 0x0         | PG6_PULL<br>PG6 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 11:10          | R/W        | 0x0         | PG5_PULL<br>PG5 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 9:8            | R/W        | 0x0         | PG4_PULL<br>PG4 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 7:6            | R/W        | 0x0         | PG3_PULL<br>PG3 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 5:4            | R/W        | 0x0         | PG2_PULL<br>PG2 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 3:2            | R/W        | 0x0         | PG1_PULL<br>PG1 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |
| 1:0            | R/W        | 0x0         | PG0_PULL<br>PG0 Pull_up or down Select.<br>00: Pull_up/down disable    01: Pull_up<br>10: Pull_down                    11: Reserved |

### 1.1.5.36 0x0220 PB External Interrupt Configure Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0220 |            |             | Register Name: PB_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT7_CFG<br>External INT7 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 27:24          | R/W        | 0x0         | EINT6_CFG<br>External INT6 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 23:20          | R/W        | 0x0         | EINT5_CFG<br>External INT5 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT4_CFG<br>External INT4 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0220 |            |             | Register Name: PB_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 15:12          | R/W        | 0x0         | EINT3_CFG<br>External INT3 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT2_CFG<br>External INT2 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 7:4            | R/W        | 0x0         | Reserved   |
| 3:0            | R/W        | 0x0         | Reserved   |

#### 1.1.5.37 0x0230 PB External Interrupt Control Register (Default Value: 0x0000\_0000)

| Offset: 0x0230 |            |             | Register Name: PB_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:8           | /          | /           | /  |
| 7              | R/W        | 0x0         | EINT7_CTL<br>External INT7 Enable<br>0: Disable<br>1: Enable |
| 6              | R/W        | 0x0         | EINT6_CTL<br>External INT6 Enable<br>0: Disable<br>1: Enable |

| Offset: 0x0230 |            |             | Register Name: PB_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 5              | R/W        | 0x0         | EINT5_CTL<br>External INT5 Enable<br>0: Disable<br>1: Enable |
| 4              | R/W        | 0x0         | EINT4_CTL<br>External INT4 Enable<br>0: Disable<br>1: Enable |
| 3              | R/W        | 0x0         | EINT3_CTL<br>External INT3 Enable<br>0: Disable<br>1: Enable |
| 2              | R/W        | 0x0         | EINT2_CTL<br>External INT2 Enable<br>0: Disable<br>1: Enable |
| 1              | R/W        | 0x0         | Reserved   |
| 0              | R/W        | 0x0         | Reserved   |

#### 1.1.5.38 0x0234 PB External Interrupt Status Register (Default Value: 0x0000\_0000)

| Offset: 0x0234 |            |             | Register Name: PB_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:8           | /          | /           | /  |
| 7              | R/W1C      | 0x0         | EINT7_STATUS<br>External INT7 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 6              | R/W1C      | 0x0         | EINT6_STATUS<br>External INT6 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

| Offset: 0x0234 |            |             | Register Name: PB_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 5              | R/W1C      | 0x0         | EINT5_STATUS<br>External INT5 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 4              | R/W1C      | 0x0         | EINT4_STATUS<br>External INT4 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 3              | R/W1C      | 0x0         | EINT3_STATUS<br>External INT3 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 2              | R/W1C      | 0x0         | EINT2_STATUS<br>External INT2 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 1              | R/W        | 0x0         | Reserved   |
| 0              | R/W        | 0x0         | Reserved   |

#### 1.1.5.39 0x0238 PB External Interrupt Debounce Register (Default Value: 0x0000\_0000)

| Offset: 0x0238 |            |             | Register Name: PB_EINT_DEB  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:4            | R/W        | 0x0         | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre_scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1            | /          | /           | /   |



| Offset: 0x0238 |            |             | Register Name: PB_EINT_DEB   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 0              | R/W        | 0x0         | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32KHz<br>1: HOSC 24MHz |

#### 1.1.5.40 0x0240 PC External Interrupt Configure Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0240 |            |             | Register Name: PC_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT7_CFG<br>External INT7 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 27:24          | R/W        | 0x0         | EINT6_CFG<br>External INT6 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 23:20          | R/W        | 0x0         | EINT5_CFG<br>External INT5 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0240 |            |             | Register Name: PC_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 19:16          | R/W        | 0x0         | EINT4_CFG<br>External INT4 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT3_CFG<br>External INT3 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT2_CFG<br>External INT2 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 7:4            | R/W        | 0x0         | Reserved   |
| 3:0            | R/W        | 0x0         | Reserved   |

#### 1.1.5.41 0x0250 PC External Interrupt Control Register (Default Value: 0x0000\_0000)

| Offset: 0x0250 |            |             | Register Name: PC_EINT_CTL |
|----------------|------------|-------------|----------------------------|
| Bit            | Read/Write | Default/Hex | Description                |
| 31:8           | /          | /           | /                          |

| Offset: 0x0250 |            |             | Register Name: PC_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7              | R/W        | 0x0         | EINT7_CTL<br>External INT7 Enable<br>0: Disable<br>1: Enable |
| 6              | R/W        | 0x0         | EINT6_CTL<br>External INT6 Enable<br>0: Disable<br>1: Enable |
| 5              | R/W        | 0x0         | EINT5_CTL<br>External INT5 Enable<br>0: Disable<br>1: Enable |
| 4              | R/W        | 0x0         | EINT4_CTL<br>External INT4 Enable<br>0: Disable<br>1: Enable |
| 3              | R/W        | 0x0         | EINT3_CTL<br>External INT3 Enable<br>0: Disable<br>1: Enable |
| 2              | R/W        | 0x0         | EINT2_CTL<br>External INT2 Enable<br>0: Disable<br>1: Enable |
| 1              | R/W        | 0x0         | Reserved   |
| 0              | R/W        | 0x0         | Reserved   |

#### 1.1.5.42 0x0254 PC External Interrupt Status Register (Default Value: 0x0000\_0000)

| Offset: 0x0254 |            |             | Register Name: PC_EINT_STATUS |
|----------------|------------|-------------|-------------------------------|
| Bit            | Read/Write | Default/Hex | Description                   |
| 31:8           | /          | /           | /                             |

| Offset: 0x0254 |            |             | Register Name: PC_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7              | R/W1C      | 0x0         | EINT7_STATUS<br>External INT7 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 6              | R/W1C      | 0x0         | EINT6_STATUS<br>External INT6 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 5              | R/W1C      | 0x0         | EINT5_STATUS<br>External INT5 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 4              | R/W1C      | 0x0         | EINT4_STATUS<br>External INT4 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 3              | R/W1C      | 0x0         | EINT3_STATUS<br>External INT3 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 2              | R/W1C      | 0x0         | EINT2_STATUS<br>External INT2 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 1              | R/W        | 0x0         | Reserved   |
| 0              | R/W        | 0x0         | Reserved   |

#### 1.1.5.43 0x0258 PC External Interrupt Debounce Register (Default Value: 0x0000\_0000)

| Offset: 0x0258 |            |             | Register Name: PC_EINT_DEB  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:4            | R/W        | 0x0         | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre_scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1            | /          | /           | /   |
| 0              | R/W        | 0x0         | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32KHz<br>1: HOSC 24MHz                |

#### 1.1.5.44 0x0260 PD External Interrupt Configure Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0260 |            |             | Register Name: PD_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT7_CFG<br>External INT7 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 27:24          | R/W        | 0x0         | EINT6_CFG<br>External INT6 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0260 |            |             | Register Name:PD_EINT_CFG0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 23:20          | R/W        | 0x0         | EINT5_CFG<br>External INT5 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT4_CFG<br>External INT4 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT3_CFG<br>External INT3 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT2_CFG<br>External INT2 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0260 |            |             | Register Name:PD_EINT_CFG0   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7:4            | R/W        | 0x0         | EINT1_CFG<br>External INT1 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 3:0            | R/W        | 0x0         | EINT0_CFG<br>External INT0 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.45 0x0264 PD External Interrupt Configure Register 1 (Default Value: 0x0000\_0000)

| Offset: 0x0264 |            |             | Register Name:PD_EINT_CFG1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT15_CFG<br>External INT15 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0264 |            |             | Register Name:PD_EINT_CFG1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 27:24          | R/W        | 0x0         | EINT14_CFG<br>External INT14 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 23:20          | R/W        | 0x0         | EINT13_CFG<br>External INT13 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT12_CFG<br>External INT12 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT11_CFG<br>External INT11 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |



| Offset: 0x0264 |            |             | Register Name:PD_EINT_CFG1   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 11:8           | R/W        | 0x0         | EINT10_CFG<br>External INT10 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 7:4            | R/W        | 0x0         | EINT9_CFG<br>External INT9 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved   |
| 3:0            | R/W        | 0x0         | EINT8_CFG<br>External INT8 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved   |

#### 1.1.5.46 0x0268 PD External Interrupt Configure Register 2 (Default Value: 0x0000\_0000)

| Offset: 0x0268 |            |             | Register Name:PD_EINT_CFG2 |
|----------------|------------|-------------|----------------------------|
| Bit            | Read/Write | Default/Hex | Description                |
| 31:28          | /          | /           | /                          |

| Offset: 0x0268 |            |             | Register Name:PD_EINT_CFG2   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 27:24          | R/W        | 0x0         | EINT22_CFG<br>External INT22 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 23:20          | R/W        | 0x0         | EINT21_CFG<br>External INT21 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT20_CFG<br>External INT20 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT19_CFG<br>External INT19 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0268 |            |             | Register Name: PD_EINT_CFG2  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 11:8           | R/W        | 0x0         | EINT18_CFG<br>External INT18 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 7:4            | R/W        | 0x0         | EINT17_CFG<br>External INT17 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 3:0            | R/W        | 0x0         | EINT16_CFG<br>External INT16 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.47 0x0270 PD External Interrupt Control Register (Default Value: 0x0000\_0000)

| Offset: 0x0270 |            |             | Register Name: PD_EINT_CTL                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:23          | /          | /           | /  |
| 22             | R/W        | 0x0         | EINT22_CTL<br>External INT22 Enable<br>0: Disable<br>1: Enable |

| Offset: 0x0270 |            |             | Register Name: PD_EINT_CTL                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 21             | R/W        | 0x0         | EINT21_CTL<br>External INT21 Enable<br>0: Disable<br>1: Enable |
| 20             | R/W        | 0x0         | EINT20_CTL<br>External INT20 Enable<br>0: Disable<br>1: Enable |
| 19             | R/W        | 0x0         | EINT19_CTL<br>External INT19 Enable<br>0: Disable<br>1: Enable |
| 18             | R/W        | 0x0         | EINT18_CTL<br>External INT18 Enable<br>0: Disable<br>1: Enable |
| 17             | R/W        | 0x0         | EINT17_CTL<br>External INT17 Enable<br>0: Disable<br>1: Enable |
| 16             | R/W        | 0x0         | EINT16_CTL<br>External INT16 Enable<br>0: Disable<br>1: Enable |
| 15             | R/W        | 0x0         | EINT15_CTL<br>External INT15 Enable<br>0: Disable<br>1: Enable |
| 14             | R/W        | 0x0         | EINT14_CTL<br>External INT14 Enable<br>0: Disable<br>1: Enable |
| 13             | R/W        | 0x0         | EINT13_CTL<br>External INT13 Enable<br>0: Disable<br>1: Enable |

| Offset: 0x0270 |            |             | Register Name: PD_EINT_CTL                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 12             | R/W        | 0x0         | EINT12_CTL<br>External INT12 Enable<br>0: Disable<br>1: Enable |
| 11             | R/W        | 0x0         | EINT11_CTL<br>External INT11 Enable<br>0: Disable<br>1: Enable |
| 10             | R/W        | 0x0         | EINT10_CTL<br>External INT10 Enable<br>0: Disable<br>1: Enable |
| 9              | R/W        | 0x0         | EINT9_CTL<br>External INT9 Enable<br>0: Disable<br>1: Enable   |
| 8              | R/W        | 0x0         | EINT8_CTL<br>External INT8 Enable<br>0: Disable<br>1: Enable   |
| 7              | R/W        | 0x0         | EINT7_CTL<br>External INT7 Enable<br>0: Disable<br>1: Enable   |
| 6              | R/W        | 0x0         | EINT6_CTL<br>External INT6 Enable<br>0: Disable<br>1: Enable   |
| 5              | R/W        | 0x0         | EINT5_CTL<br>External INT5 Enable<br>0: Disable<br>1: Enable   |
| 4              | R/W        | 0x0         | EINT4_CTL<br>External INT4 Enable<br>0: Disable<br>1: Enable   |

| Offset: 0x0270 |            |             | Register Name: PD_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 3              | R/W        | 0x0         | EINT3_CTL<br>External INT3 Enable<br>0: Disable<br>1: Enable |
| 2              | R/W        | 0x0         | EINT2_CTL<br>External INT2 Enable<br>0: Disable<br>1: Enable |
| 1              | R/W        | 0x0         | EINT1_CTL<br>External INT1 Enable<br>0: Disable<br>1: Enable |
| 0              | R/W        | 0x0         | EINT0_CTL<br>External INT0 Enable<br>0: Disable<br>1: Enable |

#### 1.1.5.48 0x0274 PD External Interrupt Status Register (Default Value: 0x0000\_0000)

| Offset: 0x0274 |            |             | Register Name: PD_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:23          | /          | /           | /  |
| 22             | R/W1C      | 0x0         | EINT22_STATUS<br>External INT22 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 21             | R/W1C      | 0x0         | EINT21_STATUS<br>External INT21 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

| Offset: 0x0274 |            |             | Register Name: PD_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 20             | R/W1C      | 0x0         | EINT20_STATUS<br>External INT20 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 19             | R/W1C      | 0x0         | EINT19_STATUS<br>External INT19 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 18             | R/W1C      | 0x0         | EINT18_STATUS<br>External INT18 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 17             | R/W1C      | 0x0         | EINT17_STATUS<br>External INT17 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 16             | R/W1C      | 0x0         | EINT16_STATUS<br>External INT16 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 15             | R/W1C      | 0x0         | EINT15_STATUS<br>External INT15 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 14             | R/W1C      | 0x0         | EINT14_STATUS<br>External INT14 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

| Offset: 0x0274 |            |             | Register Name: PD_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 13             | R/W1C      | 0x0         | EINT13_STATUS<br>External INT13 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 12             | R/W1C      | 0x0         | EINT12_STATUS<br>External INT12 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 11             | R/W1C      | 0x0         | EINT11_STATUS<br>External INT11 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 10             | R/W1C      | 0x0         | EINT10_STATUS<br>External INT10 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 9              | R/W1C      | 0x0         | EINT9_STATUS<br>External INT9 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |
| 8              | R/W1C      | 0x0         | EINT8_STATUS<br>External INT8 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |
| 7              | R/W1C      | 0x0         | EINT7_STATUS<br>External INT7 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |



| Offset: 0x0274 |            |             | Register Name: PD_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 6              | R/W1C      | 0x0         | EINT6_STATUS<br>External INT6 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 5              | R/W1C      | 0x0         | EINT5_STATUS<br>External INT5 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 4              | R/W1C      | 0x0         | EINT4_STATUS<br>External INT4 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 3              | R/W1C      | 0x0         | EINT3_STATUS<br>External INT3 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 2              | R/W1C      | 0x0         | EINT2_STATUS<br>External INT2 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 1              | R/W1C      | 0x0         | EINT1_STATUS<br>External INT1 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 0              | R/W1C      | 0x0         | EINT0_STATUS<br>External INT0 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

#### 1.1.5.49 0x0278 PD External Interrupt Debounce Register (Default Value: 0x0000\_0000)

| Offset: 0x0278 |            |             | Register Name: PD_EINT_DEB  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:4            | R/W        | 0x0         | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre_scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1            | /          | /           | /   |
| 0              | R/W        | 0x0         | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32KHz<br>1: HOSC 24MHz                |

#### 1.1.5.50 0x0280 PE External Interrupt Configure Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x0280 |            |             | Register Name: PE_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT7_CFG<br>External INT7 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 27:24          | R/W        | 0x0         | EINT6_CFG<br>External INT6 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0280 |            |             | Register Name: PE_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 23:20          | R/W        | 0x0         | EINT5_CFG<br>External INT5 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT4_CFG<br>External INT4 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT3_CFG<br>External INT3 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT2_CFG<br>External INT2 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0280 |            |             | Register Name: PE_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7:4            | R/W        | 0x0         | EINT1_CFG<br>External INT1 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 3:0            | R/W        | 0x0         | EINT0_CFG<br>External INT0 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.51 0x0284 PE External Interrupt Configure Register 1 (Default Value: 0x0000\_0000)

| Offset: 0x0284 |            |             | Register Name: PE_EINT_CFG1  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | Reserved   |
| 27:24          | R/W        | 0x0         | Reserved   |
| 23:20          | R/W        | 0x0         | EINT13_CFG<br>External INT13 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x0284 |            |             | Register Name: PE_EINT_CFG1  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 19:16          | R/W        | 0x0         | EINT12_CFG<br>External INT12 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT11_CFG<br>External INT11 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT10_CFG<br>External INT10 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 7:4            | R/W        | 0x0         | EINT9_CFG<br>External INT9 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved   |

| Offset: 0x0284 |            |             | Register Name: PE_EINT_CFG1  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 3:0            | R/W        | 0x0         | EINT8_CFG<br>External INT8 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.52 0x0290 PE External Interrupt Control Register (Default Value: 0x0000\_0000)

| Offset: 0x0290 |            |             | Register Name: PE_EINT_CTL                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:14          | /          | /           | /  |
| 13             | R/W        | 0x0         | EINT13_CTL<br>External INT13 Enable<br>0: Disable<br>1: Enable |
| 12             | R/W        | 0x0         | EINT12_CTL<br>External INT12 Enable<br>0: Disable<br>1: Enable |
| 11             | R/W        | 0x0         | EINT11_CTL<br>External INT11 Enable<br>0: Disable<br>1: Enable |
| 10             | R/W        | 0x0         | EINT10_CTL<br>External INT10 Enable<br>0: Disable<br>1: Enable |
| 9              | R/W        | 0x0         | EINT9_CTL<br>External INT9 Enable<br>0: Disable<br>1: Enable   |

| Offset: 0x0290 |            |             | Register Name: PE_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 8              | R/W        | 0x0         | EINT8_CTL<br>External INT8 Enable<br>0: Disable<br>1: Enable |
| 7              | R/W        | 0x0         | EINT7_CTL<br>External INT7 Enable<br>0: Disable<br>1: Enable |
| 6              | R/W        | 0x0         | EINT6_CTL<br>External INT6 Enable<br>0: Disable<br>1: Enable |
| 5              | R/W        | 0x0         | EINT5_CTL<br>External INT5 Enable<br>0: Disable<br>1: Enable |
| 4              | R/W        | 0x0         | EINT4_CTL<br>External INT4 Enable<br>0: Disable<br>1: Enable |
| 3              | R/W        | 0x0         | EINT3_CTL<br>External INT3 Enable<br>0: Disable<br>1: Enable |
| 2              | R/W        | 0x0         | EINT2_CTL<br>External INT2 Enable<br>0: Disable<br>1: Enable |
| 1              | R/W        | 0x0         | EINT1_CTL<br>External INT1 Enable<br>0: Disable<br>1: Enable |
| 0              | R/W        | 0x0         | EINT0_CTL<br>External INT0 Enable<br>0: Disable<br>1: Enable |

### 1.1.5.53 0x0294 PE External Interrupt Status Register (Default Value: 0x0000\_0000)

| Offset: 0x0294 |            |             | Register Name: PE_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:14          | /          | /           | /  |
| 13             | R/W1C      | 0x0         | EINT13_STATUS<br>External INT13 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 12             | R/W1C      | 0x0         | EINT12_STATUS<br>External INT12 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 11             | R/W1C      | 0x0         | EINT11_STATUS<br>External INT11 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 10             | R/W1C      | 0x0         | EINT10_STATUS<br>External INT10 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 9              | R/W1C      | 0x0         | EINT9_STATUS<br>External INT9 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |
| 8              | R/W1C      | 0x0         | EINT8_STATUS<br>External INT8 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |



| Offset: 0x0294 |            |             | Register Name: PE_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7              | R/W1C      | 0x0         | EINT7_STATUS<br>External INT7 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 6              | R/W1C      | 0x0         | EINT6_STATUS<br>External INT6 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 5              | R/W1C      | 0x0         | EINT5_STATUS<br>External INT5 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 4              | R/W1C      | 0x0         | EINT4_STATUS<br>External INT4 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 3              | R/W1C      | 0x0         | EINT3_STATUS<br>External INT3 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 2              | R/W1C      | 0x0         | EINT2_STATUS<br>External INT2 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 1              | R/W1C      | 0x0         | EINT1_STATUS<br>External INT1 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

| Offset: 0x0294 |            |             | Register Name: PE_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 0              | R/W1C      | 0x0         | EINT0_STATUS<br>External INT0 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

#### 1.1.5.54 0x0298 PE External Interrupt Debounce Register (Default Value: 0x0000\_0000)

| Offset: 0x0298 |            |             | Register Name: PE_EINT_DEB  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:4            | R/W        | 0x0         | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre_scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1            | /          | /           | /   |
| 0              | R/W        | 0x0         | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32KHz<br>1: HOSC 24MHz                |

#### 1.1.5.55 0x02A0 PF External Interrupt Configure Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x02A0 |            |             | Register Name: PF_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | /          | /           | /  |
| 27:24          | R/W        | 0x0         | EINT6_CFG<br>External INT6 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x02A0 |            |             | Register Name: PF_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 23:20          | R/W        | 0x0         | EINT5_CFG<br>External INT5 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT4_CFG<br>External INT4 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT3_CFG<br>External INT3 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT2_CFG<br>External INT2 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x02A0 |            |             | Register Name: PF_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7:4            | R/W        | 0x0         | EINT1_CFG<br>External INT1 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 3:0            | R/W        | 0x0         | EINT0_CFG<br>External INT0 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.56 0x02B0 PF External Interrupt Control Register (Default Value: 0x0000\_0000)

| Offset: 0x02B0 |            |             | Register Name: PF_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:7           | /          | /           | /  |
| 6              | R/W        | 0x0         | EINT6_CTL<br>External INT6 Enable<br>0: Disable<br>1: Enable |
| 5              | R/W        | 0x0         | EINT5_CTL<br>External INT5 Enable<br>0: Disable<br>1: Enable |
| 4              | R/W        | 0x0         | EINT4_CTL<br>External INT4 Enable<br>0: Disable<br>1: Enable |

| Offset: 0x02B0 |            |             | Register Name: PF_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 3              | R/W        | 0x0         | EINT3_CTL<br>External INT3 Enable<br>0: Disable<br>1: Enable |
| 2              | R/W        | 0x0         | EINT2_CTL<br>External INT2 Enable<br>0: Disable<br>1: Enable |
| 1              | R/W        | 0x0         | EINT1_CTL<br>External INT1 Enable<br>0: Disable<br>1: Enable |
| 0              | R/W        | 0x0         | EINT0_CTL<br>External INT0 Enable<br>0: Disable<br>1: Enable |

#### 1.1.5.57 0x02B4 PF External Interrupt Status Register (Default Value: 0x0000\_0000)

| Offset: 0x02B4 |            |             | Register Name: PF_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:7           | /          | /           | /  |
| 6              | R/W1C      | 0x0         | EINT6_STATUS<br>External INT6 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 5              | R/W1C      | 0x0         | EINT5_STATUS<br>External INT5 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

| Offset: 0x02B4 |            |             | Register Name: PF_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 4              | R/W1C      | 0x0         | EINT4_STATUS<br>External INT4 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 3              | R/W1C      | 0x0         | EINT3_STATUS<br>External INT3 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 2              | R/W1C      | 0x0         | EINT2_STATUS<br>External INT2 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 1              | R/W1C      | 0x0         | EINT1_STATUS<br>External INT1 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 0              | R/W1C      | 0x0         | EINT0_STATUS<br>External INT0 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

#### 1.1.5.58 0x02B8 PF External Interrupt Debounce Register (Default Value: 0x0000\_0000)

| Offset: 0x02B8 |            |             | Register Name: PF_EINT_DEB  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:4            | R/W        | 0x0         | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre_scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1            | /          | /           | /   |

| Offset: 0x02B8 |            |             | Register Name: PF_EINT_DEB   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 0              | R/W        | 0x0         | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32KHz<br>1: HOSC 24MHz |

#### 1.1.5.59 0x02C0 PG External Interrupt Configure Register 0 (Default Value: 0x0000\_0000)

| Offset: 0x02C0 |            |             | Register Name: PG_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT7_CFG<br>External INT7 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 27:24          | R/W        | 0x0         | EINT6_CFG<br>External INT6 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 23:20          | R/W        | 0x0         | EINT5_CFG<br>External INT5 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x02C0 |            |             | Register Name: PG_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 19:16          | R/W        | 0x0         | EINT4_CFG<br>External INT4 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT3_CFG<br>External INT3 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT2_CFG<br>External INT2 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 7:4            | R/W        | 0x0         | EINT1_CFG<br>External INT1 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |



| Offset: 0x02C0 |            |             | Register Name: PG_EINT_CFG0  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 3:0            | R/W        | 0x0         | EINT0_CFG<br>External INT0 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.60 0x02C4 PG External Interrupt Configure Register 1 (Default Value: 0x0000\_0000)

| Offset: 0x02C4 |            |             | Register Name: PG_EINT_CFG1  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:28          | R/W        | 0x0         | EINT15_CFG<br>External INT15 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 27:24          | R/W        | 0x0         | EINT14_CFG<br>External INT14 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x02C4 |            |             | Register Name: PG_EINT_CFG1  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 23:20          | R/W        | 0x0         | EINT13_CFG<br>External INT13 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 19:16          | R/W        | 0x0         | EINT12_CFG<br>External INT12 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 15:12          | R/W        | 0x0         | EINT11_CFG<br>External INT11 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 11:8           | R/W        | 0x0         | EINT10_CFG<br>External INT10 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

| Offset: 0x02C4 |            |             | Register Name: PG_EINT_CFG1  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 7:4            | R/W        | 0x0         | EINT9_CFG<br>External INT9 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |
| 3:0            | R/W        | 0x0         | EINT8_CFG<br>External INT8 Mode<br>0x0: Positive Edge<br>0x1: Negative Edge<br>0x2: High Level<br>0x3: Low Level<br>0x4: Double Edge (Positive/Negative)<br>Others: Reserved |

#### 1.1.5.61 0x02D0 PG External Interrupt Control Register (Default Value: 0x0000\_0000)

| Offset: 0x02D0 |            |             | Register Name: PG_EINT_CTL                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:16          | /          | /           | /  |
| 15             | R/W        | 0x0         | EINT15_CTL<br>External INT15 Enable<br>0: Disable<br>1: Enable |
| 14             | R/W        | 0x0         | EINT14_CTL<br>External INT14 Enable<br>0: Disable<br>1: Enable |
| 13             | R/W        | 0x0         | EINT13_CTL<br>External INT13 Enable<br>0: Disable<br>1: Enable |

| Offset: 0x02D0 |            |             | Register Name: PG_EINT_CTL                                     |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 12             | R/W        | 0x0         | EINT12_CTL<br>External INT12 Enable<br>0: Disable<br>1: Enable |
| 11             | R/W        | 0x0         | EINT11_CTL<br>External INT11 Enable<br>0: Disable<br>1: Enable |
| 10             | R/W        | 0x0         | EINT10_CTL<br>External INT10 Enable<br>0: Disable<br>1: Enable |
| 9              | R/W        | 0x0         | EINT9_CTL<br>External INT9 Enable<br>0: Disable<br>1: Enable   |
| 8              | R/W        | 0x0         | EINT8_CTL<br>External INT8 Enable<br>0: Disable<br>1: Enable   |
| 7              | R/W        | 0x0         | EINT7_CTL<br>External INT7 Enable<br>0: Disable<br>1: Enable   |
| 6              | R/W        | 0x0         | EINT6_CTL<br>External INT6 Enable<br>0: Disable<br>1: Enable   |
| 5              | R/W        | 0x0         | EINT5_CTL<br>External INT5 Enable<br>0: Disable<br>1: Enable   |
| 4              | R/W        | 0x0         | EINT4_CTL<br>External INT4 Enable<br>0: Disable<br>1: Enable   |

| Offset: 0x02D0 |            |             | Register Name: PG_EINT_CTL                                   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 3              | R/W        | 0x0         | EINT3_CTL<br>External INT3 Enable<br>0: Disable<br>1: Enable |
| 2              | R/W        | 0x0         | EINT2_CTL<br>External INT2 Enable<br>0: Disable<br>1: Enable |
| 1              | R/W        | 0x0         | EINT1_CTL<br>External INT1 Enable<br>0: Disable<br>1: Enable |
| 0              | R/W        | 0x0         | EINT0_CTL<br>External INT0 Enable<br>0: Disable<br>1: Enable |

#### 1.1.5.62 0x02D4 PG External Interrupt Status Register (Default Value: 0x0000\_0000)

| Offset: 0x02D4 |            |             | Register Name: PG_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:16          | /          | /           | /  |
| 15             | R/W1C      | 0x0         | EINT15_STATUS<br>External INT15 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 14             | R/W1C      | 0x0         | EINT14_STATUS<br>External INT14 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

| Offset: 0x02D4 |            |             | Register Name: PG_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 13             | R/W1C      | 0x0         | EINT13_STATUS<br>External INT13 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 12             | R/W1C      | 0x0         | EINT12_STATUS<br>External INT12 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 11             | R/W1C      | 0x0         | EINT11_STATUS<br>External INT11 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 10             | R/W1C      | 0x0         | EINT10_STATUS<br>External INT10 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 9              | R/W1C      | 0x0         | EINT9_STATUS<br>External INT9 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |
| 8              | R/W1C      | 0x0         | EINT8_STATUS<br>External INT8 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |
| 7              | R/W1C      | 0x0         | EINT7_STATUS<br>External INT7 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear   |

| Offset: 0x02D4 |            |             | Register Name: PG_EINT_STATUS  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 6              | R/W1C      | 0x0         | EINT6_STATUS<br>External INT6 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 5              | R/W1C      | 0x0         | EINT5_STATUS<br>External INT5 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 4              | R/W1C      | 0x0         | EINT4_STATUS<br>External INT4 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 3              | R/W1C      | 0x0         | EINT3_STATUS<br>External INT3 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 2              | R/W1C      | 0x0         | EINT2_STATUS<br>External INT2 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 1              | R/W1C      | 0x0         | EINT1_STATUS<br>External INT1 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |
| 0              | R/W1C      | 0x0         | EINT0_STATUS<br>External INT0 Pending Bit<br>0: No IRQ pending<br>1: IRQ pending<br>Write '1' to clear |

#### 1.1.5.63 0x02D8 PG External Interrupt Debounce Register (Default Value: 0x0000\_0000)

| Offset: 0x02D8 |            |             | Register Name: PG_EINT_DEB  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:7           | /          | /           | /   |
| 6:4            | R/W        | 0x0         | DEB_CLK_PRE_SCALE<br>Debounce Clock Pre_scale n<br>The selected clock source is prescaled by 2^n. |
| 3:1            | /          | /           | /   |
| 0              | R/W        | 0x0         | PIO_INT_CLK_SELECT<br>PIO Interrupt Clock Select<br>0: LOSC 32KHz<br>1: HOSC 24MHz                |

#### 1.1.5.64 0x0340 PIO Group Withstand Voltage Mode Select Register (Default Value: 0x0000\_0000)

When the power domain of GPIO is larger than 1.8 V, the withstand voltage is set to 3.3 V mode, the corresponding value in the 0x0340 register is set to 0.

When the power domain of GPIO is 1.8 V, the withstand voltage is set to 1.8 V mode, the corresponding value in the 0x0340 register is set to 1.

| Offset: 0x0340 |            |             | Register Name: PIO_POW_MOD_SEL   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:13          | /          | /           | /  |
| 12             | R/W        | 0x0         | VCC_IO POWER MODE Select<br>0: 3.3 V<br>1: 1.8 V   |
| 11:7           | /          | /           | /  |
| 6              | R/W        | 0x0         | PG_POWER MODE Select<br>0: 3.3 V<br>1: 1.8 V<br>If PG_Port Power Source selects VCC_IO, this bit is invalid. |
| 5              | R/W        | 0x0         | PF_POWER MODE Select<br>0: 3.3 V<br>1: 1.8 V<br>If PF_Port Power Source selects VCC_IO, this bit is invalid. |



| Offset: 0x0340 |            |             | Register Name: PIO_POW_MOD_SEL   |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 4              | R/W        | 0x0         | PE_PWR_MOD_SEL<br>PE_POWER MODE Select<br>0: 3.3 V<br>1: 1.8 V<br>If PE_Port Power Source selects VCC_IO, this bit is invalid. |
| 3              | R/W        | 0x0         | PD_PWR_MOD_SEL<br>PD_POWER MODE Select<br>0: 3.3 V<br>1: 1.8 V<br>If PD_Port Power Source selects VCC_IO, this bit is invalid. |
| 2              | R/W        | 0x0         | PC_PWR_MOD_SEL<br>PC_POWER MODE Select<br>0: 3.3 V<br>1: 1.8 V<br>If PC_Port Power Source selects VCC_IO, this bit is invalid. |
| 1:0            | /          | /           | /  |

#### 1.1.5.65 0x0344 PIO Group Withstand Voltage Mode Select Control Register (Default Value: 0x0000\_0000)

For 1.8 V and 3.3 V power, the withstand function is enabled by default, the corresponding bit in the 0x0344 register is set to 0.

For 2.5 V power, the withstand function is disabled, the corresponding bit in the 0x0344 register is set to 1, and the corresponding withstand voltage in the 0x0340 register needs to be set to 3.3 V.

| Offset: 0x0344 |            |             | Register Name: PIO_POW_MS_CTL  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 31:13          | /          | /           | /  |
| 12             | R/W        | 0x0         | VCCIO_WS_VOL_MOD_SEL<br>VCC_IO Withstand Voltage Mode Select Control<br>0: Enable<br>1: Disable  |
| 11:7           | /          | /           | /  |
| 6              | R/W        | 0x0         | VCC_PG_WS_VOL_MOD_SEL<br>VCC_PG Withstand Voltage Mode Select Control<br>0: Enable<br>1: Disable |

| Offset: 0x0344 |            |             | Register Name: PIO_POW_MS_CTL  |
|----------------|------------|-------------|--|
| Bit            | Read/Write | Default/Hex | Description  |
| 5              | R/W        | 0x0         | VCC_PF_WS_VOL_MOD_SEL<br>VCC_PF Withstand Voltage Mode Select Control<br>0: Enable<br>1: Disable |
| 4              | R/W        | 0x0         | VCC_PE_WS_VOL_MOD_SEL<br>VCC_PE Withstand Voltage Mode Select Control<br>0: Enable<br>1: Disable |
| 3              | R/W        | 0x0         | VCC_PD_WS_VOL_MOD_SEL<br>VCC_PD Withstand Voltage Mode Select Control<br>0: Enable<br>1: Disable |
| 2              | R/W        | 0x0         | VCC_PC_WS_VOL_MOD_SEL<br>VCC_PC Withstand Voltage Mode Select Control<br>0: Enable<br>1: Disable |
| 1:0            | /          | /           | /  |

#### 1.1.5.66 0x0348 PIO Group Power Value Register (Default Value: 0x0000\_0000)

When the reading value of the 0x0348 register is 0, it indicates that the IO power voltage is greater than 2.5 V.

When the reading value of the 0x0348 register is 1, it indicates that the IO power voltage is less than 2.0 V.

| Offset: 0x0348 |            |             | Register Name: PIO_POW_VAL  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:13          | /          | /           | /   |
| 12             | R          | 0x0         | VCCIO_PWR_VAL<br>VCC_IO Power Value   |
| 11:7           | /          | /           | /   |
| 6              | R          | 0x0         | PG_PWR_VAL<br>PG_Port Power Value<br>If PG_Port power source selects VCC_IO, this bit is invalid. |
| 5              | R          | 0x0         | PF_PWR_VAL<br>PF_Port Power Value<br>If PF_Port power source selects VCC_IO, this bit is invalid. |

| Offset: 0x0348 |            |             | Register Name: PIO_POW_VAL  |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 4              | R          | 0x0         | PE_PWR_VAL<br>PE_Port Power Value<br>If PE_Port power source selects VCC_IO, this bit is invalid. |
| 3              | R          | 0x0         | PD_PWR_VAL<br>PD_Port Power Value<br>If PD_Port power source selects VCC_IO, this bit is invalid. |
| 2              | R          | 0x0         | PC_PWR_VAL<br>PC_Port Power Value<br>If PC_Port power source selects VCC_IO, this bit is invalid. |
| 1:0            | /          | /           | /   |

#### 1.1.5.67 0x0350 PIO Group Power Voltage Select Control Register (Default Value: 0x0000\_0001)

| Offset: 0x0350 |            |             | Register Name: PIO_POW_VOL_SEL_CTL                          |
|----------------|------------|-------------|---|
| Bit            | Read/Write | Default/Hex | Description   |
| 31:1           | /          | /           | /   |
| 0              | R/W        | 0x1         | VCC-PF Power Voltage Select Control<br>0: 1.8 V<br>1: 3.3 V |

**Copyright©2021 Allwinner Technology Co.,Ltd. All Rights Reserved.**

This documentation is the original work and copyrighted property of Allwinner Technology Co.,Ltd ("Allwinner"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of Allwinner.

#### **Trademarks and Permissions**

Allwinner and the Allwinner logo (incomplete enumeration) are trademarks of Allwinner Technology Co.,Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

#### **Important Notice and Disclaimer**

The purchased products, services and features are stipulated by the contract made between Allwinner Technology Co.,Ltd ("Allwinner") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. Allwinner assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. Allwinner is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by Allwinner herein express or implied or otherwise to any patent or intellectual property of Allwinner. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. Allwinner shall not be liable for any licence fee or royalty due in respect of any required third party licence. Allwinner shall have no warranty, indemnity or other obligations with respect to third party licences.