



DESIGN, AUTOMATION & TEST IN EUROPE

14 – 15 March 2022 · on-site event  
16 – 23 March 2022 · online event

The European Event for Electronic  
System Design & Test

# Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor

D. Kam, J. G. Min, J. Yoon, S. Kim, S. Kang and Y. Lee

Department of Electrical Engineering

Pohang University of Science and Technology (POSTECH), South Korea

# Biography



## Dongyun Kam

- Ph.D. student
  - Department of Electrical Engineering
  - Pohang University of Science and Technology (POSTECH)
  - South Korea
- Interesting topics
  - 5G/B5G wireless communication systems
  - Error correcting codes
  - VLSI circuit designs
  - Ternary processors
  - RISC-V processors

### Email address

[rkaehddb@postech.ac.kr](mailto:rkaehddb@postech.ac.kr)

### Personal information:

<https://sites.google.com/view/epiclab/member/dykam?authuser=0>

# Outline


- **Introduction**
- **Ternary number systems and operators**
- **Proposed frameworks for ternary processors**
- **Proposed ART-9 core design**
- **Simulation results**
- **Conclusion**

# Outline


- **Introduction**
- Ternary number systems and operators
- Proposed frameworks for ternary processors
- Proposed ART-9 core design
- Simulation results
- Conclusion

# Introduction

- Downscaling digital circuits met limitation
  - Limitation caused by increased interconnecting/routing overhead



**Fig.1.** Down-scaling of CMOS technology [R1]




**Fig.2.** Change of the CPU performance [R2]


[R1] <https://www.extremetech.com/computing/162376-7nm-5nm-3nm-the-new-materials-and-transistors-that-will-take-us-to-the-limits-of-moores-law>  
[R2] <https://royalsocietypublishing.org/doi/10.1098/rsta.2019.0061>

# Introduction

- Multi-valued logic (MVL) circuits & Ternary processor
  - MVL based circuits can be the solution of addressing limitation



**Fig.3.** Graphene barristors [R1]



**Fig.4.** Carbon nanotube field-effect transistor (CNTFET) [R2]

# Outline

- Introduction
- **Ternary number systems and operations**
- Proposed frameworks for ternary processors
- Proposed ART-9 core design
- Simulation results
- Conclusion

# Ternary Number Systems

- **1 trit : three voltage levels (GND, VDD/2, VDD)**
- **Fixed-point number systems**
  - $n$ -trit number  $X = (x_{n-1}, x_{n-2}, \dots, x_0)_3$

$$Y_{integer} = \sum_{k=0}^{n-1} x_k * 3^k$$

- **Unsigned number :  $x_i \in \{0, 1, 2\}$**
- **Signed (balanced) number :  $x_i \in \{-1, 0, 1\}$**



# Ternary Operators

- Ternary-based logical operations
  - Based on balanced number system

2-input AND

		Input 1		
		-1	0	1
Input 2	-1	-1	-1	-1
	0	-1	0	0
	1	-1	0	1

2-input OR

		Input 1		
		-1	0	1
Input 2	-1	-1	0	1
	0	0	0	1
	1	1	1	1

2-input XOR

		Input 1		
		-1	0	1
Input 2	-1	-1	0	1
	0	0	0	0
	1	1	0	-1

1-input STI

Input	-1	0	1
Output	1	0	-1

1-input NTI

Input	-1	0	1
Output	1	-1	-1

1-input PTI

Input	-1	0	1
Output	1	1	-1


**Fig. 1.** Truth tables of ternary logic operations

# Ternary Operators

- Ternary-based arithmetic operations
  - Based on RISC-based binary processors
  - The existing arithmetic operators
    - Ternary adder [R1]
    - Ternary comparator [R2]
    - Ternary divider [R2]
    - Ternary multiplier [R3]

# Previous Works

- **Existing ternary processors**
  - CISC-based 4-trit processor (Fig. 5)
  - RISC-based 9-trit processor (Fig. 6)



**Fig. 5.** CISC-based 4-trit processor [R1]



**Fig.6.** RISC-based 9-trit ternary processor [R2]

# Limitation of Previous Works

- **Lack of open-literature**
  - Only few papers for ternary processors.
- **Not considering the technology-level design**
  - Previous ternary processors are just designed for functionality.
- **Inefficient ternary processor**
  - CISC-based ternary processor
  - Inefficient instructions and architecture

# What we propose


- **Frameworks to design and evaluate ternary processors**
  - Software-level compiling framework
  - Hardware-level evaluation frameworks
- **Advanced RISC-based ternary 9-trit processor (ART-9)**
  - Optimized instruction set architecture (ISA)
  - 5-stage pipelined core architecture

# Outline

- Introduction
- Ternary number systems and operators
- **Proposed frameworks for ternary processors**
- Proposed ART-9 core design
- Simulation results
- Conclusion

# Proposed Frameworks


- **Software-level compiling framework**
  - **Given ternary-based ISA**
  - **Converting C-level codes into ternary assembly**
  - **Adopting RV-32I ISA and the existing GCC [R1]**



**Fig.7.** Overall procedure of the proposed software-level framework

# Proposed Framework

- **Software-level compiling framework**
  - **Three compiling steps**
    - **Instruction mapping, operand conversion, redundancy check**




**Fig.8.** Proposed software-level compiling framework



# Proposed Frameworks


- Software-level compiling framework
  - Instruction mapping



**Fig.9.** Instruction mapping step in the proposed framework

# Proposed Frameworks


- Software-level compiling framework
  - Operand conversion



**Fig.10.** Operand conversion step in the proposed framework

# Proposed Frameworks


- Software-level compiling framework
  - Redundancy check



**Fig.11.** Redundancy check in the proposed framework

# Proposed Frameworks

- Hardware-level evaluation framework
  - Considering the practical implementation



**Fig.12.** Proposed hardware-level evaluation framework

# Proposed Frameworks

- Hardware-level evaluation framework
  - Cycle-accurate simulator





Fig.13. Proposed cycle-accurate simulator

# Proposed Frameworks

- Hardware-level evaluation framework
  - Gate-level analyzer



**Fig.14.** Proposed gate-level analyzer using technology information

# Proposed Frameworks

- Hardware-level evaluation framework
  - Total performance evaluator




Fig.15. Prototype design using performance evaluator

# Outline

- Introduction
- Ternary number systems and operators
- Proposed frameworks for ternary processors
- **Proposed ART-9 core design**
- Simulation results
- Conclusion



# Proposed Processor Design


- **Advanced RISC-based ternary 9-trit processor (ART-9)**
  - Properties of contemporary RISC-type binary processors.
  - ART-9 instruction set architecture (ISA)
  - Pipelined core architecture

# Proposed Processor Design

- **ART-9 ISA**
  - **9-trit length instructions**
    - 24 instructions
    - 2-trit opcode
    - R-type, I-type, B-type, M-type
    - Ternary instruction memory (TIM)
  - **9-trit length data**
    - Ternary data memory (TDM)
  - **Nine 9-trit length registers**
    - General-purpose ternary register file (TRF)
    - Program counter (PC) register

# Proposed Processor Design

- **ART-9 ISA**
  - 9-trit length instructions
    - R-type (12 logical/arithmetic operations)
    - Register addressing
    - Two operands



Type	9-trit instructions	Operation
R	MV Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Tb}]$
	PTI Ta,Tb	$\text{TRF}[\text{Ta}] = \text{PTI}(\text{TRF}[\text{Tb}])$
	NTI Ta,Tb	$\text{TRF}[\text{Ta}] = \text{NTI}(\text{TRF}[\text{Tb}])$
	STI Ta,Tb	$\text{TRF}[\text{Ta}] = \text{STI}(\text{TRF}[\text{Tb}])$
	AND Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \& \text{TRF}[\text{Tb}]$
	OR Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}]   \text{TRF}[\text{Tb}]$
	XOR Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \oplus \text{TRF}[\text{Tb}]$
	ADD Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] + \text{TRF}[\text{Tb}]$
	SUB Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] - \text{TRF}[\text{Tb}]$
	SR Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \gg \text{TRF}[\text{Tb}][1:0]$
	SL Ta,Tb	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \ll \text{TRF}[\text{Tb}][1:0]$
	COMP Ta,Tb	$\text{TRF}[\text{Ta}] = \text{compare}(\text{TRF}[\text{Ta}], \text{TRF}[\text{Tb}])$

# Proposed Processor Design

- **ART-9 ISA**
  - 9-trit length instructions
    - I-type (6 immediate-based processing)
    - Supporting 2~5-trit immediate values

8	7	6	5	4	3	2	1	0	
Func/imm			imm		RD	Opcode		Mnemonics	
1	0	imm[2]	imm[1:0]		Ta	-1	-1	ADDI	
			⋮						
imm[8:6]			imm[5]	0	Ta	-1	0	LUI	
imm[2:0]			imm[4:3]		Ta	1	-1	LI	

Various imm length

I-type

Type	9-trit instructions	Operation
I	ANDI Ta,imm	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \& \text{imm}[2:0]$
	ADDI Ta,imm	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] + \text{imm}[2:0]$
	SRI Ta,imm	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \gg \text{imm}[1:0]$
	SLI Ta,imm	$\text{TRF}[\text{Ta}] = \text{TRF}[\text{Ta}] \ll \text{imm}[1:0]$
	LUI Ta,imm	$\text{TRF}[\text{Ta}] = \{\text{imm}[3:0], 00000\}$
	LI Ta,imm	$\text{TRF}[\text{Ta}] = \{\text{TRF}[\text{Ta}][8:5], \text{imm}[4:0]\}$

# Proposed Processor Design

- **ART-9 ISA**

- **9-trit length instructions**

- **B-type (4 jump/branch instructions)**

- **Calculating next PC values with an immediate**

8	7	6	5	4	3	2	1	0	
Func/imm			imm/RS		RD	Opcode		Mnemonics	
imm[2:0]			B	imm[3]	Ta	0	-1	BEQ	
imm[2:0]			B	imm[3]	Ta	0	0	BNE	
imm[2:0]			imm[4:3]		Ta	1	0	JAL	
imm[2:0]			Tb		Ta	1	1	JALR	

Various imm length

B-type

Type	9-trit instructions	Operation
B	BEQ Ta,B,imm	$PC = PC + \text{imm}[3:0]$ if $\text{TRF}[Ta][0] == B$
	BNE Ta,B,imm	$PC = PC + \text{imm}[3:0]$ if $\text{TRF}[Ta][0] != B$
	JAL Ta,imm	$\text{TRF}[Ta] = PC+1$ , $PC = PC + \text{imm}[4:0]$
	JALR Ta,Tb,imm	$\text{TRF}[Ta] = PC+1$ , $PC = \text{TRF}[Tb] + \text{imm}[2:0]$

# Proposed Processor Design

- **ART-9 ISA**
  - 9-trit length instructions
    - M-type (2 memory access instructions)
    - Harvard architecture (separate two memory; TIM/TDM)

8	7	6	5	4	3	2	1	0	
Func/imm			RS		RD	Opcode		Mnemonics	
imm[2:0]			Tb		Ta	-1	1	LOAD	
imm[2:0]			Tb		Ta	0	1	STORE	

TRF address

Type	9-trit instructions	Operation
M	LOAD Ta,Tb,imm	$TRF[Ta] = TDM[TRF[Tb]+imm[2:0]]$
	STORE Ta,Tb,imm	$TDM[TRF[Tb]+imm[2:0]] = TRF[Ta]$

# Proposed Processor Design

- ART-9 core architecture
  - Similar to binary RISC-V architecture
  - 5-stage pipelining
    - IF, ID, EX, MEM, WB





Fig.16. 5-stage pipelined ART-9 core architecture

# Proposed Processor Design

- ART-9 core architecture
  - TIM/TDM :Synchronous write/read
  - TRF : Synchronous write / Asynchronous read




**Fig.17.** TIM, TRF and TDM for the proposed ART-9 processor



# Proposed Processor Design


- **ART-9 core architecture**
  - Ternary ALU
  - Supporting ART-9 ISA



**Fig.18.** TALU of the proposed ART-9 processor

# Proposed Processor Design


- ART-9 core architecture
  - Minimizing stall instructions
  - Handling data/control hazards



**Fig.19.** Pipelined processing of binary RISC-V processor [R1]

# Proposed Processor Design

- ART-9 core architecture
  - Hazard control
    - Data-forwarding, Load-use/branch hazard (NOP Instruction)



**Fig.20.** Hazard control for the minimum number of stall instructions


# Outline

- Introduction
- Ternary number systems and operators
- Proposed frameworks for ternary processors
- Proposed ART-9 core design
- **Simulation results**
- Conclusion

# Simulation Results

- **Benchmark evaluations**

- Utilizing the proposed comiling framework
- RV-32I (32b ISA), ARMv6M (16b ISA)



**Fig.21.** Required memory size for four benchmark programs

# Simulation Results

- **Benchmark evaluations**
  - In terms of processing cycles,
  - Comparison with Light-weight processors using RV-32IM [25]
  - Fast processing

	Bubble sort	GEMM	Sobel filter	Dhrystone
This work	2,432	10,748	7,822	134,200
PicoRV32 [R1]	9,227	11,290	18,250	186,607


# Simulation Results

- **Benchmark evaluations**
  - **Dhrystone benchmark**
  - **Comparison with Light-weight processors using RV-32I(M) [24], [25]**

	This work	VexRiscv [R1]	PicoRV32 [R2]
ISA Architecture	ART-9 ISA	RV-32I	RV-32IM
# of instructions	24	40	48
Pipelined stages	5	5	1
Multiplier	X	O	O
DMIPS/MHz	0.42	0.65	0.31
# of memory-cells	11.6K trits	25.4K bits	23.7K bits

# Simulation Results

- **Hardware-level evaluation**
  - **32nm CNTFET ternary models**
    - **Gate-level hardware cost**
    - **Even superior to the neat-threshold ARM Cortex-M3 [R1]**




**Fig.22.** Proposed gate-level analyzer

Voltage	Total gates	Power	DMIPS/W
0.9V	652	42.7 $\mu$ W	$3.06 \times 10^6$



# Simulation Results

- Hardware-level evaluation
  - FPGA-based platform
  - 2b-encoded ternary gates



**Fig.23.** FPGA-based evaluation platform

Voltage	Frequency	ALMs	Registers	RAM	Power
0.9V	150MHz	803	339	9,216 bits	1.09W

# Outline

- Introduction
- Ternary number systems and operators
- Proposed frameworks for ternary processors
- Proposed ART-9 core design
- Simulation results
- **Conclusion**

# Conclusion

- There are many transistor-level works for ternary circuits.
- However, only few works have studied ternary processors.
- In this paper,
  - We firstly proposed **software-and hardware-level frameworks** to design ternary processors.
  - We also proposed **advanced RISC-based ternary 9-trit (ART-9) processor**, which is designed with ART-9 ISA and pipelined architecture.
  - We finally evaluate the proposed ART-9 core by using the proposed frameworks.



DESIGN, AUTOMATION & TEST IN EUROPE

14 – 15 March 2022 · on-site event  
16 – 23 March 2022 · online event

The European Event for Electronic  
System Design & Test

# **Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor**

**Thank you**