






LAB 3 INTRODUCTION TO VHDL

CMP301A: COMPUTER ARCHITECTURE COURSE



EXERTED FROM DR. ADNAN SHAOUT- THE UNIVERSITY OF MICHIGAN-DEARBORN





MUX ... THE BEHAVIORAL WAY **ENTITY** mux **IS PORT**(a,b,c,d : IN std_logic; s: IN std_logic_vector(1 DOWNTO 0); x: OUT std logic); END mux;




MUX ... THE BEHAVIORAL WAY

```
ARCHITECTURE behav OF mux IS
BEGIN
                                        sensitivity list
    PROCESS (s0,s1,a,b,c,d)
    BEGIN
         IF s0 = '0' AND s1 = '0' THEN
             y \le a;
         ELSIF s0 = '0' AND s1 = '1' THEN
             y \leq b;
         ELSIF s0 = '1' AND s1 = '0' THEN
             y \le c;
                  ELSE
             y \le d;
         END IF;
    END PROCESS;
END behav;
```

Sequential statements
Executes one by one
because process is a
special case

Intro to VHDL

5




Intro to VHDL

IF ... ELSE / CASE ... WHEN


```
ARCHITECTURE a mux seq OF
mux seq
BEGIN
   PROCESS(a,b,c,d,s)
       BEGIN
    IF(s = "00") THEN
               x <= a;
    ELSIF (s = "01") THEN
        x \le b;
    ELSIF (s = "10") THEN
        X \leq C
    ELSE
        x \le d;
   END IF;
   END PROCESS;
END a_mux_seq;
```

```
ARCHITECTURE b mux seq OF
mux seq
BEGIN
   PROCESS(a,b,c,d,s)
   BEGIN
      CASE s IS
   WHEN "00" =>
              x \leq d:
    WHEN "01" =>
        X \leq C
    WHEN "10" =>
        x \le b;
    WHEN OTHERS =>
        x <= a;
        END CASE;
   END PROCESS;
END b_mux_seq;
```



IMPORTANT NOTES ABOUT PROCESSES

- Process is concurrent with respect to each other.
- Process is concurrent with other concurrent statements.
- Processes are only triggered on the change of the parameters in its sensitivity list
- Process with no sensitivity list loops forever (except ... to be mentioned later)
- To generate Combinational circuit using processes, All ports/signals on the right-hand side or in the conditions should be in the sensitivity list.




IF ... ELSE / CASE ... WHEN

- (IF ... ELSE) & (CASE ... WHEN) statements are used only inside a process
- Outside process we use (WHEN ... ELSE) or (WITH ... SELECT)

- What happens if we missed a case ?!
 - A latch will be formed to save previous value

Intro to VHDL



REVIEW CONDITIONAL STATEMENTS...1

```
ARCHITECTURE a _mux_seq OF mux IS

BEGIN

PROCESS(a,b,c,d,s)

BEGIN

IF (s = "00") THEN

x <= a;

ELSIF (s = "01") THEN

x <= b;

ELSIF(s = "10") THEN

x <= c;

ELSE x <= d;

END PROCESS;

END a _mux_seq;
```

```
    ARCHITECTURE a_mux_con OF mux IS
    BEGIN
    x <= a WHEN s = "00"</li>
    ELSE b WHEN s = "01"
    ELSE c WHEN s = "10"
```

ELSE d;

END a mux con;

REVIEW CONDITIONAL STATEMENTS...2

```
ARCHITECTURE b mux seq OF mux IS
 BEGIN
 PROCESS(a,b,c,d,s)
  BEGIN
CASE s IS
WHEN "00" =>
     x \le a;
WHEN "01" =>
    x <= b:
WHEN "10" =>
     x < =c;
WHEN OTHERS =>
    x < =d:
END CASE;
END PROCESS;
 END b mux seq;
```

```
ARCHITECTURE b_mux_con OF mux IS

BEGIN

Note: it is a comma not semi colon


x <= a WHEN "00", /
b WHEN "01",
c WHEN "10",
d WHEN OTHERS;

END b_mux_con;
```



REVIEW CONDITIONAL STATEMENTS...3

• If no "else" or "default" block exist, it automatically generates a **latch** to reserve the value.



VARIABLE, SIGNAL, CONSTANT





CONSTANT DECLARATION

- A constant can have a single value of a given type.
- A constant's value cannot be changed during the simulation.
- Constants declared at the start of an architecture can be used anywhere in the architecture.
- Constants declared in a process can only be used inside the specific process.

CONSTANT constant_name : type_name : = value;

CONSTANT rise_fall_time : TIME := 2 ns; CONSTANT data_bus : INTEGER := 16;




VARIABLE DECLARATION

- Variables are used for local storage of data.
- Variables are generally not available to multiple components or processes.
- All variable assignments take place immediately.
- Variables are more convenient than signals for the storage of (temporary) data.

```
VARIABLE variable_name : type_name [:=value];

VARIABLE opcode : BIT_VECTOR(3 DOWNTO 0) := "0000";

VARIABLE freq : INTEGER;
```



SIGNAL DECLARATION

- Signals are used for communication between components.
- Signals are declared outside the process.
- Signals can be seen as real, physical signals.
- Some delay must be incurred in a signal assignment.

```
SIGNAL signal_name : type_name [:=value];

SIGNAL brdy : BIT;
SIGNAL output : INTEGER := 2;
```

SIGNAL VS VARIABLE

CAN BE USED ANYWHERE

$$X \le Y$$

CHANGES CAN'T BE SEEN UNLESS AFTER A DELAY

```
. SIGNAL s : bit :='0';
```

.

PROCESS(x)

BEGIN

$$s < = '1';$$

a = '0'

. END PROCESS;

```
ONLY USED INSIDE A PROCESS

X:= Y

CHANGES CAN BE SEEN IMMEDIATELY
```

```
PROCESS(x)

VARIABLE s: bit :='0';

BEGIN

s:='1';
```


$$S:=1$$

END PROCESS;

a = '1'

SIGNAL VS VARIABLE

	Signals	Variables
Assignment Operator	<= e.g. Sig1 <= a and b; The left side must be signal	:= e.g. Var1 := a and b; The left side must be variable
Use	Represents circuit interconnect	Represents local storage
Deceleration Region	Signals may only be declared in the declarative part of an Architecture (i.e. before BEGIN)	Variables may only be declared in the declarative part of the process (i.e. before the BEGIN).
Scope	Global Signals, seen by all the concurrent statements.	Local to process
Behavior	Updated at end of process execution(new value not immediately available)	Updated immediately








REGISTERED LOGIC...EXAMPLE 1 LIBRARY IEEE; USE IEEE.std logic 1164.all; **ENTITY** my DFF **IS PORT**(d,clk,rst: IN std logic; q: OUT std logic); **END** my DFF; ARCHITECTURE a my DFF OF my DFF IS **BEGIN PROCESS**(clk,rst) **BEGIN** IF(rst = '1') THENq <= '0'; **ELSIF** clk'event and clk = '1' **THEN** $q \leq d$; END IF; **END PROCESS**: **END** a my DFF;

REGISTERED LOGIC...EXAMPLE 1 LIBRARY IEEE; USE IEEE.std logic 1164.all; **ENTITY** my DFF **IS PORT**(d,clk,rst: IN std logic; q: OUT std logic); **END** my DFF; ARCHITECTURE a my DFF OF my DFF IS **BEGIN PROCESS**(clk,rst) **BEGIN** IF(rst = '1') THENq <= '0'; ELSIF rising_edge(clk) THEN END IF; END PROCESS; Last if doesn't have an "else" part so **END** a my DFF; it will be automatically generate the behavior as "else q <=q;"

```
REGISTERED LOGIC...EXAMPLE 2
                        Remember the generic
ENTITY my nDFF IS
                        data
GENERIC (n integer := 16);
PORT(Clk,Rst: IN std logic;
       d: IN std logic vector(n-1 DOWNTO 0);
       q: OUT std logic vector(n-1 DOWNTO 0));
END my nDFF;
```

REGISTERED LOGIC...EXAMPLE 2 ARCHITECTURE a my nDFF OF my nDFF IS Notice the use of others **BEGIN** when size is unknown or **PROCESS** (Clk,Rst) too big to write **BEGIN** IF Rst = '1' THENq <= (OTHERS => '0');ELSIF rising edge(Clk) THEN $q \leq d$; END IF; END PROCESS; **END** a my nDFF;

```
ARCHITECTURE b my nDFF OF
. my nDFF IS
. COMPONENT my DFF IS
        PORT(d,Clk,Rst: IN std logic;
                     q: OUT std logic);
. END COMPONENT;
                               Remember the
                               for..generate
. BEGIN
loop1: FOR i IN 0 TO n-1 GENERATE
fx: my DFF PORT MAP(d(i), Clk, Rst, q(i))
. END GENERATE;
.END b my nDFF;
```



Array of Registers/ MEMORY / NEW TYPES ...

- Let's Define the entity of the Ram Block of size 64 byte
- What are the (input/outputs) for this circuit?
- How many bits should represent each Input/Output?



MEMORY / NEW TYPES ...

```
LIBRARY IEEE;
                                             What is this
USE IEEE.STD_LOGIC_1164.ALL;
                                              library?!
USE IEEE.numeric_std.all;
ENTITY ram IS
PORT (clk : IN std_logic;
                                           Write/read signal
       we : IN std_logic;
   address : IN std_logic_vector(5 DOWNTO 0);
   datain : IN std_logic_vector(7 DOWNTO 0);
   dataout : OUT std_logic_vector(7 DOWNTO 0) );
END ENTITY ram;
```



```
ARCHITECTURE sync_ram_a OF ram IS
 TYPE ram_type IS ARRAY(0 TO 63) of std_logic_vector(7 DOWNTO 0);
   SIGNAL ram : ram_type ;
BEGIN
PROCESS(clk) IS
BEGIN
  IF rising_edge(clk) THEN
      IF we = '1' THEN
       ram(to_integer(unsigned((address))) <= datain;</pre>
      END IF;
  END IF;
END PROCESS;
    dataout <= ram(to_integer(unsigned((address)));</pre>
END sync_ram_a;
```

