

# BIRZEIT UNIVERSITY

# Faculty of Engineering and Technology Electrical and Computer Engineering Department

# **ENCS4370 - Computer Architecture**

# **Multi Cycle RISC Processor**

**Project2 Report** 

#### Prepared By:

Partners Name	Partners ID
Donia Yasin	1201831
Tala Alswaitti	1191068
Eman Naji	1200358

Instructor: Dr. Aziz Qaroush

**Section 2** 

**January 28, 2024** 

#### **Abstract**

This report highlights the development and execution of a Multi-Cycle Processor tailored for a particular RISC instruction set. The design phase began with an in-depth examination of each instruction, leading to the identification and creation of essential components for the processor's architecture. These components were subsequently integrated into the overall processor design. During the implementation stage, the focus was on generating control signals for each component, emphasizing the correct timing and sequencing to ensure seamless instruction execution. The processor underwent rigorous testing to confirm its functionality, with each instruction being individually tested for accuracy and scenarios being applied to assess overall performance. The entire process, from design and implementation to testing, aimed to ensure the processor's effectiveness in accurately and efficiently executing the RISC instruction set.

# **Table of Contents**

Abs	tract		i
List	Of Fig	ures	iv
List	Of Tab	oles	v
1.	Introd	uction	1
2.	Design	and Implementation	2
2.	1. 0	verall design	2
2.	.2. In	nstruction Set and Formants	2
2.	.3. C	omponents Design	4
	2.3.1.	Memory	4
	2.3.2.	Instruction Register (IR)	5
	2.3.3.	Memory Data Register	7
	2.3.4.	Register File	8
	2.3.5.	Temporary Registers	9
	2.3.6.	Extender	9
	2.3.7.	Arithmetic Logic Unit (ALU)	10
	2.3.8.	Programmable Counter (PC)	12
	2.3.9.	Stack Pointer (SP)	12
2.	4. C	ontrol Signals	13
2.	.5. F	inite State Machine (FSM)	16
2.	.6. C	ontrol Units	17
	2.6.1.	Mani Control Unit	17
	2.6.2.	PC Control Unit	19
	2.6.3.	ALU Control Unit	20
3.	Datap	ath	21
3.	.1. C	PU-Stage	21
	3.1.1.	Instruction Fetch	21
	3.1.2.	Instruction Decode	22
	3.1.3.	Execute	22
	3.1.4.	Memory	23
	3.1.5.	Write Back	24
4.	Proces	ss Simulation and Testing	24
5.		usion	

7.	Appendix	 	 	
•	L L	 	 	

# **List Of Figures**

Figure 2-1: R-Type Instruction Format	3
Figure 2-2: I-Type Instruction Format	3
Figure 2-3: J-Type Instruction Format	4
Figure 2-4: S-Type Instruction Format	4
Figure 2-5: Memory block diagram	4
Figure 2-6: Memory simulation	5
Figure 2-7: Memory simulation console	5
Figure 2-8: IR block diagram	6
Figure 2-9: IR simulation	
Figure 2-10: IR simulation console	7
Figure 2-11: Memory Data Register block diagram	7
Figure 2-12: Memory Data Register simulation	8
Figure 2-13: Memory Data Register simulation console	8
Figure 2-14: Register File block diagram	9
Figure 2-15: Register File simulation	9
Figure 2-16: Extender block diagram	10
Figure 2-17: Extender simulation	10
Figure 2-18: ALU block diagram	11
Figure 2-19: ALU simulation	11
Figure 2-20: Programmable Counter simulation	12
Figure 2-21: stack pointer simulation	13
Figure 2-22: Finite State Machine (FSM)	16
Figure 3-3-1: Datapath	21
Figure 4-1 CPU test	25

# **List Of Tables**

Table 1: Instruction Set	3
Table 2: 1-bit signals	. 13
Table 3: 2-bit Signals	. 14
Table 4: 1-Bit Signals for Branches	. 14
Table 5: Main Control Signals	. 17
Table 6: PC Control Signals	. 19
Table 7: ALU Control Signals	. 20

#### 1. Introduction

The Multi-Cycle RISC Processor represents a CPU design adhering to RISC (Reduced Instruction Set Computer) architecture principles. RISC processors are characterized by a streamlined set of instructions, which are simple and consistent, enhancing processing speed and efficiency. In a multi-cycle RISC processor, the execution of each instruction spans several clock cycles, with each cycle focusing on a distinct phase of the instruction execution, such as fetching, decoding, executing, accessing memory, and write-back. This segmented approach in the instruction execution enhances the design's modularity and flexibility. [1]

One of the primary benefits of the multi-cycle RISC architecture is the simplification of the processor's control logic. By breaking down the instruction execution into smaller, more manageable stages, the complexity of the processor design is reduced, potentially leading to higher operational speeds. Additionally, the multi-cycle structure allows for the incorporation of more intricate instructions within the RISC framework. Although RISC processors typically utilize a limited assortment of basic instructions, the multi-cycle model accommodates the incorporation of complex instructions by dispersing their execution across multiple cycles, thereby enhancing the processor's functionality and adaptability. [1]

In this project, develop and test a simple multi-cycle RISC processor was created using Verilog HDL. The processor is designed to support a limited set of instructions encompassing memory operations, logical operations, arithmetic computations, and Stack.

The control and the Datapath basically contains five stages, and between each single stage a buffer that stores, and transfer the only required signals to the next stage depending on the instruction set architecture. The number of clock cycles in this multi-cycle CPU varies depending on which instruction is fetched from memory and is not constant.

## 2. Design and Implementation

#### 2.1. Overall design

The multi-cycle design strategy is utilized to develop a processor capable of handling diverse instructions. This design involves segmenting the data path into stages, each aligned with a specific clock cycle. During each clock cycle, a distinct part of the instruction is executed, and the outcomes are stored in the relevant register or memory location. To reduce redundancy, data required for upcoming clock cycles is stored in state elements at the conclusion of each clock cycle. Programmer-visible state elements, such as the register file, program counter (PC), memory, and Stack Pointer (SP), retain data necessary for future clock cycle instructions. However, data needed by the same instruction in subsequent cycles is stored in additional registers.

The approach to developing the data path for this multi-cycle RISC processor revolves around breaking down instruction execution into sequential steps rather than attempting to complete all actions within a single cycle. The comprehensive data path design integrates various components, including registers, an ALU, multiplexers, memory, a control unit, and a Stack Pointer. These components are chosen and interconnected to optimize hardware utilization and facilitate functional unit sharing within the execution of a single instruction.

Strategically placed additional registers are based on the alignment of combination units within a single clock cycle and the data required for correct instruction execution in subsequent cycles. In this multi-cycle design, each clock cycle is designed to accommodate at most one operation, such as instruction memory access, data memory access, register file access, or ALU operation. To prevent timing conflicts and ensure precision, data generated by these functional units is stored in temporary registers for use in subsequent cycles. This approach minimizes the necessity for redundant data copying and mitigates the risk of using incorrect values.

#### 2.2. Instruction Set and Formants

In this instruction set architecture (ISA), as depicted in table 1, there are a total of 17 instructions. These are categorized into four types: 3 R-type (register-type) instructions, 9 I-type (immediate-type) instructions, 3 J-type (jump-type) instructions, and 2 S-type (special-type) instructions. A corresponding table details each instruction's classification, along with its opcode value and description in Register Transfer Notation (RTN). This ISA, which the Datapath is designed to support, encompasses a diverse range of instructions as outlined.

Table 1: Instruction Set

No.	Instr	Meaning	Opcode					
			Value					
	R-Type Instructions							
1	AND	Reg(Rd) = Reg(Rs1) & Reg(Rs2)	000000					
2	ADD	Reg(Rd) = Reg(Rs1) + Reg(Rs2)	000001					
3	3 SUB Reg(Rd) = Reg(Rs1) - Reg(Rs2)							
I-Type Instructions								
4	ANDI	Reg(Rd) = Reg(Rs1) & Imm <sup>16</sup>	000011					
5	ADDI	$Reg(Rd) = Reg(Rs1) + Imm^{16}$	000100					
6	LW	$Reg(Rd) = Mem(Reg(Rs1) + Imm^{16})$	000101					
7	LW.POI	$Reg(Rd) = Mem(Reg(Rs1) + Imm^{16})$ $Reg[Rs1] = Reg[Rs1] + 1$	000110					
8	SW	Mem(Reg(Rs1) + Imm <sup>16</sup> ) = Reg(Rd)	000111					
		if (Reg(Rd) > Reg(Rs1))						
9	BGT	Next PC = PC + sign_extended (Imm <sup>16</sup> )	001000					
		else PC = PC + 1						
		if (Reg(Rd) < Reg(Rs1))						
10	BLT	Next PC = PC + sign_extended (Imm <sup>16</sup> )	001001					
		else PC = PC + 1						
		if (Reg(Rd) == Reg(Rs1))						
11	BEQ	BEQ Next PC = PC + sign_extended (Imm <sup>16</sup> )						
		else PC = PC + 1						
		if (Reg(Rd) != Reg(Rs1))						
12	BNE	Next PC = PC + sign_extended (Imm <sup>16</sup> )	001011					
		else PC = PC + 1						
		J-Type Instructions						
13	JMP	Next PC = { $PC[31:26]$ , Immediate <sup>26</sup> }	001100					
14	CALL	Next PC = {PC[31:26], Immediate <sup>26</sup> } PC + 1 is pushed on the stack	001101					
15	RET	Next PC = top of the stack	001110					
		S-Type Instructions						
16	PUSH	Rd is pushed on the top of the stack	001111					
17	POP	The top element of the stack is popped, and it is stored in the Rd register	010000					
$\overline{}$								

The format of each type is as follows:

➤ R-Type (Register Type)




Figure 2-1: R-Type Instruction Format

> I-Type (Immediate Type)




Figure 2-2: I-Type Instruction Format

➤ J-Type (Jump Type)



Figure 2-3: J-Type Instruction Format

#### S-Type (Stack)



Figure 2-4: S-Type Instruction Format

#### 2.3. Components Design

#### **2.3.1. Memory**

In constructing the memory for the multi-cycle processor, a Verilog module was developed to handle memory operations including read and write functions. The module is clocked, ensuring that memory read and write actions are synchronized with the system clock, enhancing stability and reliability during data transactions. The memory is segmented into instruction, data, and stack regions, with predefined sizes, to organize different types of information systematically. The memory array is word-addressable, allowing for 32-bit data handling, and is initialized with predefined values to represent instructions, data, and stack contents, demonstrating a preloaded state. This design allows for efficient memory utilization and facilitates the execution of various instructions by the processor's Datapath. The memory's read and write operations are controlled by dedicated signals, ensuring that data is correctly written to or read from the memory array, based on the incoming address and the state of the control signals. This approach provides a robust and flexible memory system tailored to the needs of the multi-cycle processor.




Figure 2-5: Memory block diagram

The memory module was rigorously tested using a Verilog test bench designed to simulate memory read and write operations across its instruction, data, and stack segments. The test bench initializes the system by setting the clock and control signals, and then proceeds through a series of steps: writing a test instruction to the instruction segment, reading it back, writing test data to the data segment, reading it back, writing test data to the stack segment, and finally, reading it back. The test bench employs a monitor to output the current time, the address accessed, the data written, and the data read, providing a comprehensive view of the memory's performance in real-time. The simulation results indicate that the memory behaves as expected, with correct data being stored and retrieved in each segment, thereby validating the functionality of the memory within the context of the processor's operation.




Figure 2-6: Memory simulation

```
Console
° run
• # KERNEL: At time
                                       0, address 00000000, data written 00000000, data read xxxxxxxx
• # KERNEL: At time
                                  100000, address 00000000, data written 00000123, data read xxxxxxxx
                                          address 00000000, data written 00000123, data read
• # KERNEL: At time
                                  125000.
                                                                                              00000123
• # KERNEL: At time
                                  140000, address 00000100, data written 456789ab, data read 00000123
                                  165000,
• # KERNEL: At time
                                          address 00000100, data written 456789ab, data read 456789ab
• # KERNEL: At time
                                  180000, address 00000200, data written cdef0123, data read 456789ab
• # KERNEL: At time
                                 205000, address 00000200, data written cdef0123, data read cdef0123
• # RUNTIME: Info: RUNTIME_0068 memory.v (183): $finish called.
• # KERNEL: Time: 220 ns, Iteration: 0, Instance: /memory_tb, Process: @INITIAL#129_1@.
• # KERNEL: stopped at time: 220 ns
• # VSIM: Simulation has finished. There are no more test vectors to simulate.
```

Figure 2-7: Memory simulation console

#### 2.3.2. Instruction Register (IR)

The instruction register module, an integral component of the multi-cycle processor, was built to decode incoming 32-bit instructions and extract relevant parts based on the instruction type. The module is triggered on the positive edge of the clock and utilizes a control signal "ir\_write" to enable the write operation. It supports R-type, I-type, J-type, and S-type instructions, with each type having unique opcode values defined as parameters within the module. Upon receiving an instruction, the module deciphers the opcode and assigns the corresponding parts of the instruction to output registers like opcode, rd, rs1, rs2, immediate, and jump\_offset. This structured approach allows for the isolation of each component of an instruction, such as the destination register, source

registers, immediate value, and jump offset, which are crucial for the execution phase in the processor's datapath.




Figure 2-8: IR block diagram

The instruction register (IR) module of the multi-cycle processor was validated using a comprehensive test bench that simulates the IR's behavior in response to various types of instructions. The test bench generates a clock signal and initializes the module with a reset signal, followed by a sequence of test instructions encompassing R-type, I-type, J-type, and S-type formats. Each instruction type is inputted with specific opcode values and operands, and the test bench observes the corresponding decoded outputs, such as the opcode, register identifiers, immediate values, and jump offsets. The test bench actively monitors and reports the state of the IR outputs at every significant simulation time step, ensuring that the IR correctly interprets and outputs the components of each instruction type.




Figure 2-9: IR simulation

```
EConsole
° run
• # KERNEL: At time
• # KERNEL: At time
• # KERNEL: At time
                                                           Opcode:
                                                                                                                        Immediate
                                                                                                                                                   Jump_Offset:
                                                                                         x, Rs1:
0, Rs1:
                                                                                                                   х,
0,
                                                                                                                                             χ,
0,
                                                                                                                                                   Jump_Offset:
Jump_Offset:
                                                   5000, Opcode:
                                                                      000000, Rd:
                                                                                                                                                                               0
                                                                                                      0, Rs2:
                                                                                                                        Immediate:
                                                105000, Opcode:
                                                                      000001, Rd:
                                                                                         2, Rs1:
                                                                                                      3, Rs2:

    # KERNEL: At time
    # KERNEL: At time
                                                115000, Opcode: 000100, Rd:
                                                                                         5, Rs1:
                                                                                                      6, Rs2:
                                                                                                                        Immediate:
                                                                                                                                            10,
                                                                                                                                                   Jump_Offset:
                                                125000, Opcode: 001100, Rd: 135000, Opcode: 001111, Rd:
                                                                                         0, Rs1:
                                                                                                                                                   Jump_Offset:
                                                                                                      0, Rs2:
                                                                                                                       Immediate:
                                                                                                                                                                              15
                                                                                                      0, Rs2:
• # KERNEL: At time
                                                                                                                                                   Jump_Offset:
                                                                                                                   0, Immediate:

    # RUNTIME: Info: RUNTIME_0068 instruction_register.v (167): $finish called.
    # KERNEL: Time: 140 ns, Iteration: 0, Instance: /instruction_register_tb,

                                                                                                                Process: @INITIAL#138 1@.
• # KERNEL: stopped at time: 140 ns
```

Figure 2-10: IR simulation console

#### 2.3.3. Memory Data Register

The Memory Data Register (MDR) module serves as a temporary storage unit within the multicycle processor architecture, designed to hold data that is being transferred between the processor and memory. This module is composed of a simple register that captures the input data on the rising edge of the clock signal. The 32-bit data\_in port receives the data, and the 32-bit data\_out port outputs the stored data. The MDR is crucial for operations such as fetching a data from memory or writing data back to memory, as it ensures data integrity by latching the data during a specific clock cycle. This design aligns with the multi-cycle nature of the processor, where different stages of instruction execution are distributed across multiple clock cycles, necessitating intermediate storage like the MDR to maintain data coherence throughout the execution process.




Figure 2-11: Memory Data Register block diagram

The Memory Data Register (MDR) was tested for its functionality through a structured test bench that simulates clock cycles and input data signals. The test bench applies a sequence of predefined 32-bit values to the data input, while a generated clock signal at 50MHz ensures the MDR latches the input data at the appropriate clock edges.




Figure 2-12: Memory Data Register simulation

```
EConsole
• # KERNEL: At time
                                       0, data in = 00000000, data out = xxxxxxxx
• # KERNEL: At time
                                   10000, data_in = 00000000, data_out = 00000000
• # KERNEL: At time
                                  100000, data_in = aaaaaaaa, data_out = 00000000
• # KERNEL: At time
                                  110000, data_in = aaaaaaaa, data_out =
• # KERNEL: At time
                                  120000, data in = 55555555, data out = aaaaaaaa
                                  130000, data_in = 55555555, data_out = 55555555
• # KERNEL: At time
• # KERNEL: At time
                                  140000, data_in = 12345678, data_out = 55555555
• # KERNEL: At time
                                  150000, data_in = 12345678, data_out = 12345678
• # RUNTIME: Info: RUNTIME 0068 MDR.v (65): $finish called.
• # KERNEL: Time: 260 ns, _Iteration: 0, Instance: /Memory_Data_Register_tb, Process: @INITIAL#44_1@.
# KERNEL: stopped at time: 260 ns
\circ # VSIM: Simulation has finished. There are no more test vectors to simulate.
```

Figure 2-13: Memory Data Register simulation console

#### 2.3.4. Register File

RegFile which is an essential component in digital systems, particularly in CPUs and other processing units. The Register File consists of 16 individual registers, each 32 bits wide, allowing for the storage and retrieval of 32-bit data values. The module is designed with two read ports ('RA1' and 'RA2') and two write ports ('RW1' and 'RW2'), enabling simultaneous read and write operations in a single clock cycle. Read and write operations are controlled by separate addresses and enable signals ('RegWrite1' and 'RegWrite2'), ensuring flexible and concurrent access to the register contents. During write operations, data is written to the specified registers ('Bus\_W1' and 'Bus\_W2') at the rising edge of the clock signal if the corresponding write enable signals are asserted. For read operations, data from the requested registers is made available immediately on the output lines ('Bus\_A1' and 'Bus\_A2') due to the combinational logic used, providing low latency access to register values. The initial block in the module ensures all registers are zeroed at startup, providing a known state for system initialization. A testbench ('RegFile\_tb') accompanies the Register File module to verify its functionality through various test cases, including writing to and reading from different registers, simultaneous reads and writes, and accessing registers that have not been written to, ensuring the module behaves as expected under different conditions.




Figure 2-14: Register File block diagram

The testing results of our Register File unit are shown in the waveform bellow.




Figure 2-15: Register File simulation

#### 2.3.5. Temporary Registers

- **Instruction registers (IR)** holds the instruction after it's been pulled from memory.
- Memory data register (MDR) temporarily holds data grabbed from memory until the next cycle.
- A temporarily holds the contents of read register 1 until the next cycle.
- **B** temporarily holds the contents of read register 2 until the next cycle.
- ALUout temporarily holds the contents of the ALU until the next cycle.
   Note: every register is written on every cycle except for the instruction register.

#### 2.3.6. Extender

The Extender component plays a pivotal role in digital systems and processors, facilitating the bitwidth extension of immediate instruction values through sign-extension or zero-extension based on the ExtOp control signal. Sign-extension replicates the most significant bit of the 16-bit input (imm16) to maintain the value's sign in the extended 32-bit output (imm32), whereas zeroextension pads the upper bits with zeros, ensuring value preservation. This Verilog-implemented module efficiently adapts immediate values for wider-bit operations, with its functionality and reliability confirmed by a comprehensive testbench that assesses its handling of both positive and negative numbers through various test scenarios.




Figure 2-16: Extender block diagram

The testing results of our Extender unit are shown in the waveform bellow.




Figure 2-17: Extender simulation

#### 2.3.7. Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) is a critical component of a computer's CPU responsible for performing arithmetic and logical operations. It handles operations like addition, subtraction, multiplication, division, as well as logical operations such as AND, OR, NOT, and XOR. The ALU operates on binary data and produces a result that is stored in a register or used as memory location. It is optimized for high-speed operation through specialized circuits and logic gates. The ALU communicates with other CPU components through input and output buses, allowing data to be fetched, processed, and written back. In this implementation, the ALU's components work continuously, but the specific output sent to the result bus depends on the instruction opcode being executed. The ALU also features zero and negative flags, which are set or cleared based on the

zeroes and sign of the result, respectively. Additionally, the ALU includes carry and overflow flags, which indicate if there was a carry-out or borrow during arithmetic operations, and if the result of a signed arithmetic operation exceeds the representable range, respectively. These flags provide important status information for subsequent instructions or conditional branching, ensuring proper handling of carry and overflow conditions and enhancing the accuracy and reliability of arithmetic and logical computations. The ALU module in our project performs arithmetic (ADD, SUB) and logical (AND) operations on 32-bit inputs A and B using a 3-bit opcode (01 for ADD,10 for SUB,00 for AND). It produces a 32-bit result along with carry, zero, negative, and overflow flags. These flags provide information about carry-out, zero result, negative result, and overflow conditions. The ALU efficiently computes results and status flags based on the input values and opcode, enabling various arithmetic and logical operations in a processor.




Figure 2-18: ALU block diagram

The testing results of our ALU unit are shown in the waveform bellow.

Signal name	Value	16 24 32 40 48 56 64	72 80 88	96 104	112 120 128	1
AUE	0	0	71 768 ps	X 10 X	20 X 12	
∄ JU B	0	0	77100	X 15 X	10 X 5	
<b>∄</b>	0	0		X 1 X	2 X 0	
∄ ЛГ result	0	0		X 25 X	10 X 4	
JU carry	0					
JU zero	1					
JJ negative	0					
JU overflow	0					

Figure 2-19: ALU simulation

#### 2.3.8. Programmable Counter (PC)

A Programmable Counter (PC) in digital systems is a fundamental component used to keep track of execution order, typically by holding the address of the next instruction to be executed in a processor. It is an essential part of control units and microprocessors, enabling sequential execution of instructions, branching, and control flow management. In Verilog code of pc describes a 32-bit programmable counter ('pc' module) used in digital systems, primarily within processors, to manage the sequence of executed instructions. It updates based on a clock signal and can be reset or loaded with a specific address, facilitating both sequential execution and controlled jumps or branches. The counter operates on the rising edge of the clock, resets to zero when a reset signal is activated, and updates to a new value when a write enable signal is asserted. The testbench ('pc\_tb' module) validates this functionality by simulating various operational scenarios. This setup exemplifies a fundamental component in digital design, enabling controlled program flow and instruction sequencing in computing architectures.



Figure 2-20: Programmable Counter simulation

#### 2.3.9. Stack Pointer (SP)

a stack pointer in digital systems, specifically within a computing context where a stack is used to manage data in a Last In, First Out (LIFO) manner. The stack pointer (SP\_OUT) is a crucial component in managing the stack's top position, indicating where the next push or pop operation should occur.in Verilog code defines a stack pointer module (`sp`) that controls the top position of a stack with push and pop operations in a computing system. The stack pointer (`SP\_OUT`) is initialized to `512` on reset and can vary between `512` and `767`. Push operations (`stack\_sig = 1`) increment the pointer, while pop operations (`stack\_sig = 0`) decrement it, with reset conditions applied at the boundaries to prevent overflow and underflow. The testbench (`sp\_tb`) demonstrates the module's functionality by simulating various scenarios, showcasing how the stack pointer responds to different operations and resets under specific conditions.




Figure 2-21: stack pointer simulation

# 2.4. Control Signals

Table 2: 1-bit signals

1-Bit Signal Name	Effect When Dsserted	Effect When Asserted
IRWrite	None	The output of the memory is written into the Instruction Register (IR)
PCWrite	None	The PC is written the source is controlled by PC-Source.
MemRead	None	Content of memory at the location specified by the Address input is put on the Memory data output.
MemWrite	None	Memory contents of the location specified by the Address input is replaced by the value on the Write data input.
RegWrite1,2	None	Write register is written with the value of the Write data input.
signSig of Extend	Zero_extention.	Sign_extention.
Stack sig	Push (+1)	Pop (-1)
Data Write	The value fed to the write data Memory input comes from pc+4.	The value fed to the write data Memory input comes from RD.
ReadDest	The value fed to the read register2 of register file comes from RD field.	The value fed to the read register2 of register file comes from RS2 field.


Memto Reg	The value fed to the register file input comes from Memory data reg.	The value fed to the register file input is ALUout.			
ALUSrcA	The first ALU operand is PC.	The first ALU operand is A register.			

Table 3: 2-bit Signals

2-Bit Signal Name	Value/Effect				
ALUOP	<ul><li>01 The ALU performs an add operation.</li><li>10 The ALU performs a sub operation.</li><li>00 The ALU performs an and operation.</li></ul>				
IorD	<ul><li>00 The PC supplies the Address to the Memory element.</li><li>01 The sp supplies the Address to the Memory element.</li><li>10 ALUOut is used to supply the address to the memory unit.</li></ul>				
ALUSrcB	<ul> <li>00 The second input to ALU comes from the B register.</li> <li>01 The second input to ALU is 4.</li> <li>10 The second input to the ALU is the sign-extended, lower 16 bits of the Instruction Register (IR).</li> <li>11 The second input to the ALU is the sign-extended, lower 16 bits of the IR shifted left by 2 bits.</li> </ul>				
PCSource	<ul> <li>00 top of stack poped</li> <li>01the jump target address are sent to the pc for writing.</li> <li>10 Output of the ALU (PC+4) is sent to the PC for writing.</li> <li>11 The contents of ALUOut (the branch target address) are sent to the PC for writing.</li> </ul>				

Table 4: 1-Bit Signals for Branches

1-Bit Signals for Branches	Effect
BLTcond	is Asserted if the instruction is BLT
BLTcond	is Asserted if the instruction is BGT
<b>PcWriteCond</b>	is Asserted if the instruction is BEQ and BNE
ZeroCond	is Asserted if the instruction is BEQ and BNE (1 in BEQ and 0 in BNE)



### 2.5. Finite State Machine (FSM)

The figure below represented the FSM for the processor, which depicts how control signals are derived and transitioned between stages for each type of instruction. The FSM is the heart of the control unit, which governs the sequencing of operations in the datapath. It ensures that the correct set of control signals is generated at each step, directing the processor to correctly fetch, decode, execute, and write back the results of instructions.




Figure 2-22: Finite State Machine (FSM)

#### 2.6. Control Units

After completion of the Datapath and FSM construction, the corresponding control signals were meticulously determined. The subsequent tables illustrate the variations in each control signal contingent upon the type of instruction and the specific opcodes associated with them.

#### 2.6.1. Mani Control Unit

Table 5: Main Control Signals

OpCode	Reg	Reg	IorD	Mem	Mem	IR	Read	Mem	StackSig	Data	SignSig
Opcode	Write1	Write2	1011	Read	Write	Write	Dest	toReg	Stacksig	Write	Signsig
R-type	1	0	00	0	0	1	1	1	X	X	X
ANDI	1	0	00	0	0	1	X	1	Х	X	zero =0
ADDI	1	0	00	0	0	1	X	1	X	X	sign=1
LW	1	0	10	1	0	0	X	0	X	X	sign=1
LOW.PI	1	1	10	1	0	0	X	0	X	X	sign=1
SW	0	0	10	0	1	0	X	X	X	1	sign=1
Branch	0	0	00	0	0	0	0	X	X	X	X
JMP	0	0	00	0	0	0	X	X	X	X	X
CALL	0	0	01	0	1	0	X	X	push =1	0	X
RET	0	0	01	0	1	0	X	X	pop =0	X	X
PUSH	0	0	01	0	1	0	0	0	push =1	1	X

RegWrite1 = R-type + ANDI + ADDI + LW + LOW.PI

RegWrite2 = LOW.PI

IorD[1] = LW + LOW.PI + SW // IorD[0] = CALL + RET + PUSH

MemRead = LW + LOW.PI

MemWrite = SW + CALL + RET + PUSH

IRWrite = R-type

ReadDest = R-type

MemtoReg = ANDI + ADDI

StackSig = 1 for CALL + PUSH // StackSig = 0 for RET

SignSig\_sign = ADDI + LW + LOW.PI + SW // SignSig\_zero = ANDI

DataWrite = PUS	
	<b>18  </b> Page

#### 2.6.2. PC Control Unit

Table 6: PC Control Signals

OpCode	PCSource	PCWrite	PCWriteCond
R-type	10	0	0
ANDI	10	0	0
ADDI	10	0	0
LW	10	0	0
LOW.PI	10	0	0
SW	10	0	0
Branch	11	0	BEQ/BNE = 1
JMP	01	1	0
CALL	01	1	0
RET	00	1	0
PUSH	10	0	0
POP	10	0	0

PCSource[1] = R-type + ANDI + ADDI + LW + LOW.PI + SW + PUSH + POP

PCSource[0] = Branch

PCWrite = JMP + CALL + RET

PCWriteCond = Branch && (BEQ  $\parallel$  BN

#### 2.6.3. ALU Control Unit

Table 7: ALU Control Signals

OpCode	ALUOp	ALUSrcA	ALUSrcB
R-type	R-type	1	00
ANDI	10	1	10
ADDI	00	1	10
LW	00	1	10
LOW.PI	00	1	10
SW	00	1	10
Branch	01	1	00
JMP	X	X	X
CALL	00	0	01
RET	X	X	X
PUSH	X	X	Х
POP	X	X	X

ALUOp[1] = R-type

ALUOp[0] = Branch

ALUSrcA = R-type + ANDI + ADDI + LW + LOW.PI + SW + Branch

ALUSrcB[1] = ANDI + ADDI + LW + LOW.PI + SW

ALUSrcB[0] = CALL

# 3. Datapath




Figure 3-3-1: Datapath

Figure above shows the Datapath, which can be divided into 5 stages.

#### 3.1. CPU-Stage

#### 3.1.1. Instruction Fetch

The instruction fetching process involves accessing the instruction memory based on the address provided by the program counter (PC). The PC address is updated at the positive clock edge when the state is IF (Instruction Fetch). It can be updated to four different values, depending on the instruction being executed: If the PC address is 00, it means that the instruction is RET and requires the program counter to be updated with the value from the stack pointer (SP). If the PC address is 01, it signifies that the instruction is a jump instruction. In this case, the program counter is updated with the jump destination, respectively. If the PC address is 11, the program counter is updated with the branch jump address. Branch instructions are used to conditionally alter the program flow, allowing for decisions and loops in the code execution. On the other hand, jump instruction is usually used to handle subroutines and exceptions. If the PC address is 10, it implies a normal

sequential execution of instructions. The program counter is updated by adding 1 to its current value, incrementing it to the next instruction address. This ensures the program proceeds to the subsequent instruction in memory. By updating the program counter to these different values, the instruction fetching mechanism enables the processor to correctly fetch and execute instructions based on the control flow requirements of the program. It allows for branching, looping, and sequential execution, ensuring the program runs in a controlled and organized manner.

#### 3.1.2. Instruction Decode

The instruction decode stage is responsible for decoding the fetched instruction and extracting its different components. The instruction is typically decoded into its type, function code, source one register (Rs1), source two register (Rs2), destination register (Rd), immediate values (Immediate16, Immediate26), mode, and other relevant fields. Once the instruction is decoded, the Control Unit starts generating control signals depending on the available instruction type and function. These control signals determine the actions to be taken in subsequent stages of the processor. One important task during the instruction decode stage is reading the registers from the Register File. The source registers (Rs1, Rs2, and Rd) are identified based on the decoded instruction, and their corresponding values are fetched from the register file. This retrieval of register values ensures that the necessary operands are available for subsequent stages. After obtaining the register values and immediate data, the instruction decode stage is completed. The values of the registers and immediate data are then passed on to the execution stage for further processing. These values serve as inputs for the execution of arithmetic, logical, or control operations specified by the instruction.

In this stage, we compute the speculative branching target and store it the ALU output register, even though we will not need it. We have nothing better to do while we decode the instruction so we might as well.

#### **3.1.3. Execute**

The execution stage is where the actual operations specified by the instruction are performed using the Arithmetic Logic Unit (ALU) unit. During the execution stage, the ALU takes the input values from the previous stages, such as register values and immediate data, and performs the necessary calculations or operations. This may include arithmetic operations like addition and subtraction or logical operations such as AND or comparison operations. Once the ALU completes the operation,

the resulting value or status is passed on to the next stage. The output from the execution stage may include the result of the operation, a flag indicating the status of the operation (e.g., overflow or carry), or any other relevant information. The produced flags are fed to the control unit to determine, for example, if a branch will be taken.

#### **3.1.4. Memory**

In the memory stage of a processor, the control signals derived from previous stages determine whether a read operation, a write operation, or no operation (also known as a "no-op") will occur. These control signals govern the interaction between the processor and the memory system. Here's a breakdown of each possibility:

- Read Operation: If the control signals indicate a read operation, it means that the processor needs to fetch data from memory. The memory address is typically provided by the instruction being executed. The control signals activate the necessary circuits and signals within the memory system to read the data stored at the specified memory address. The retrieved data is then passed along to the subsequent stages of the processor for further processing.
- Write Operation: When the control signals indicate a write operation, it means that the processor needs to store data in memory. Like a read operation, the memory address is typically provided by the instruction being executed. The control signals enable the necessary circuits and signals within the memory system to write the data to the specified memory address.
- No Operation (No-Op): In certain cases, the control signals derived from previous stages may indicate that no memory operation is necessary. This could happen when an instruction does not involve accessing or modifying data in memory, such as arithmetic or logic instructions that operate solely on register values. In such cases, the control signals effectively bypass the memory stage, allowing the processor to proceed to the next stage without any memory-related operations.

The determination of whether a read, write, or no-op occurs is typically based on the instruction being executed and the specific design and implementation of the processor's control unit. The control signals derived from earlier stages help coordinate the interactions between the processor and the memory system, ensuring the correct flow of data and instructions during the execution of a program.

#### 3.1.5. Write Back

The write-back stage, also known as the WB stage, is a crucial step in the instruction execution process within a processor. Its primary responsibility is to write data back to the appropriate destination, typically the register file, after performing necessary computations or retrieving data from memory.

The specific data to be written back depends on the type of instruction being executed:

ALU Result: In many arithmetic and logical instructions, the ALU (Arithmetic Logic Unit) performs computations, such as addition and subtraction, etc. The result of these computations is typically written back to the register file.

Memory Data: In load instructions (e.g., LW - Load Word), data is fetched from memory and then written back to the register file. The memory data could be the value stored at a particular memory address or a portion of it.

# 4. Process Simulation and Testing

Unit testing has been performed for each component and instruction successfully, as shown previously.

We formulated test scenarios for individual instructions and stored them in the memory. While the system simulation proceeded without errors, the output outcomes were inconsistent. Unfortunately, time constraints prevented us from thoroughly debugging the code to identify the underlying issue. Our hypothesis is that the problem lies in the timing delays. We are inclined to think that introducing appropriate delays between stages could potentially rectify the discrepancies in the output and yield accurate results.




Figure 4-1 CPU test

## 5. Conclusion

The project successfully designed and implemented a multi-cycle processor capable of executing a RISC instruction set with a total of 17 instructions across four types. The modular design allows for increased flexibility, modularity, and efficiency. The thorough testing phase confirmed the processor's accuracy and functionality, ensuring its potential for practical application in a computing environment.

6. References			
[1] "ieeexplore.ieee.org," [On [Accessed 28 1 2024].	line]. Available: https://ieeexplor	e.ieee.org/document/8364	013.

7 A 1°		
7. Appendix		
[1] CDLL Test EDA Die	vromova d	
[1] <u>CPU Test – EDA_Pla</u>	<u>ygrouna</u>	
		20   D = -
		28   Page