
LM148, LM248, LM348 QUADRUPLE OPERATIONAL AMPLIFIERS


SLOS058C - OCTOBER 1979 - REVISED DECEMBER 2002


- μA741 Operating Characteristics
- Low Supply-Current Drain . . . 0.6 mA Typ (per amplifier)
- Low Input Offset Voltage
- Low Input Offset Current
- Class AB Output Stage
- Input/Output Overload Protection
- Designed to Be Interchangeable With Industry Standard LM148, LM248, and LM348

description/ordering information

The LM148, LM248, and LM348 are quadruple, independent, high-gain, internally compensated operational amplifiers designed to have operating characteristics similar to the μ A741. These amplifiers exhibit low supply-current drain and input bias and offset currents that are much less than those of the μ A741.







NC - No internal connection

ORDERING INFORMATION

T _A V _{IO} max AT 25°C		PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		PDIP (N)	Tube of 25	LM348N	LM348N		
000 4- 7000	0 /	COLO (D)	Tube of 50	LM348D	1.040.40		
0°C to 70°C	6 mV	SOIC (D)	Reel of 2500	LM348DR	LM348		
		SOP (NS)	Reel of 2000	LM348NSR	LM348		
		PDIP (N)	Tube of 25	LM248N	LM248N		
-25°C to 85°C	6 mV	eole (D)	Tube of 50	LM248D	LM248		
		SOIC (D)	Reel of 2500	LM248DR	LIVIZ46		
EE0C to 1250C	5 mV	CDIP (J)	Tube of 25	LM148J	LM148J		
–55°C to 125°C	31110	LCCC (FK)	Tube of 50	LM148FK	LM148FK		

[†] Package drawings, standard packing quantities, thermal data, symboliztion, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LM148, LM248, LM348 QUADRUPLE OPERATIONAL AMPLIFIERS

SLOS058C - OCTOBER 1979 - REVISED DECEMBER 2002

symbol (each amplifier)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Voc+ (see Note 1): LM148	22 V
	18 V
	22 V
	44 V
	M348 36 V
Input voltage, V _I (either input, see Notes 1 and 3): LN	И148—22 V
LN	//248, LM348
Duration of output short circuit (see Note 4)	
Operating virtual junction temperature, T _J	
Package thermal impedance, θ_{JA} (see Notes 5 and 6	i): D package
	N package 80°C/W
	NS package
Package thermal impedance, θ_{JC} (see Notes 7 and 8	3): FK package
	J package 15.05°C/W
	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 1	0 seconds: J package
Lead temperature 1,6 mm (1/16 inch) from case for 6	0 seconds: D, N, or NS package 260°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - The magnitude of the input voltage must never exceed the magnitude of the supply voltage or the value specified in the table, whichever is less.
 - 4. The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 - Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperautre is P_D = (T_J(max) – T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 6. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 7. Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable ambient temperautre is $P_D = (T_J(max) T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 8. The package thermal impedance is calculated in accordance with MIL-STD-883.

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{CC+}	4	18	V
Supply voltage, V _{CC} -	-4	-18	V



LM148, LM248, LM348 QUADRUPLE OPERATIONAL AMPLIFIERS

קַּך

SLOS058C - OCTOBER 1979 - REVISED FEBRUARY 2002

	MAX	9	7.5 mV	50	100	200	400	>		;	>				Vm/V	Λπ/Λ	Vm/V MM	V/mV MAZ	Vm/V MMZ	Vm/V MHZ MHZ	V/m/V MHz dB	V/m/V MAHZ AB	V/m/V MHZ AB AB Am	V/mV M MΩ MHz dB dB Am A.5	
LM348	N TYP	-		4		30		2	2 ±13	2	0 ±12		0	.10 25 160											
	NIM X	9	2	50	5	0	0	±12	±12	±12	+10		+10	+ 2	+ 2 +	15 25 1 0.8	# 8 = 0	1 2 5 0	2 1 2 7	1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 2 1 0 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 2 2 1 2 2 1 1 2 2 1 1 1 1 1 1 1 1 1 1	+1	
48	TYP MAX	-	7.5	4 5	125	30 200	200		±13		±12			160	000	160	50 2:	160 2.5 1 60°	60 2.5 1 1 90°	50 7:5	2.5 2.5 30° 90	00 00 00 00	2.5 2.5 1 60° 90 96	160 2.5 1 60° 90 96 2.4 4.5	
LM248	MIN T							±12	±12 ±	±12	±10 ±		±10												
	MAX	5	9	25	75	100	325																		ල ග
LM148	TYP	-		4		30		٠	±13		±12			160	160	160	160	2.5	2.5	160 2.5 1 1 60° 90	2.5 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2.5 2.5 90 90	2.5 2.5 60° 90 96	160 2.5 1 1 1 96 96 125	160 2.5 60° 90 96 125 125 2.4
_	Z E							±12	±12	±12	H 10		+1	110	±10 50	25 0.8	25 0.8	±10 50 25 0.8	±10 50 25 0.8 0.8	±10 50 25 0.8 0.8	±10 50 25 0.8 0.8	25 25 0.8 0.8 77 77	±10 50 25 0.8 0.8 77 77	25 25 25 0.8 0.8 77 77	25 25 0.8 0.8 77 77
+914	100	25°C	Full range	25°C	Full range	25°C	Full range	Full range	25°C	Full range	25°C	- L	rull range	rull range 25°C	25°C Full range	25°C Full range	Full range 25°C 25°C 25°C 25°C	Full range 25°C 25°C 25°C 25°C	Full range 25°C Full range 25°C 25°C 25°C 25°C	25°C Full range 25°C 25°C 25°C 25°C 25°C 25°C	25°C Full range 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C	25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C	25°C Full range 25°C 25°C 25°C 25°C 25°C Full range 25°C 75°C 25°C 25°C 25°C 25°C	25°C Full range 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C	25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C
Taleot Colored																			ia	nin,	nin, / to ±15 V.	nin, / to ±15 V,	nin, / to ±15 V,	nin, / to ±15 V, V _O = 0	min, / to ±15 V, VO = 0 VO = VOM
F	2		0 = O	,	0 = O		0 = O		R _L = 10 kΩ	R _L ≥ 10 kΩ	R _L = 2 kΩ	R _L ≥ 2 kΩ		V _O = ±10 V.	V _O = ±10 V, R _L = ≥ 2 kΩ	V _O = ±10 V, R _L = ≥ 2 kΩ	V _O = ±10 V, R _L = ≥ 2 kΩ A _{VD} = 1	$V_{O} = \pm 10 \text{ V}$, $R_{L} = \geq 2 \text{ k}\Omega$ $A_{VD} = 1$ $A_{VD} = 1$	$V_{O} = \pm 10 \text{ V},$ $R_{L} = 22 \text{ k}\Omega$ $A_{VD} = 1$ $A_{VD} = 1$ $V_{C} = V_{CRM}$	$V_{O} = \pm 10 \text{ V},$ $R_{L} = \geq 2 \text{ k}\Omega$ $A_{VD} = 1$ $A_{VD} = 1$ $V_{IC} = V_{ICR}min,$ $V_{O} = 0$	$V_{O} = \pm 10 \text{ V}$ $R_{L} = \ge 2 \text{ k}\Omega$ $A_{VD} = 1$ $A_{VD} = 1$ $A_{VC} = V_{CR} = \pm 9 \text{ V}$ $V_{CC} = \pm 9 \text{ V}$	$V_{\text{O}} = \pm 10 \text{ V},$ $R_{\text{L}} = \ge 2 \text{ k}\Omega$ $A_{\text{VD}} = 1$ $A_{\text{VD}} = 1$ $V_{\text{IC}} = V_{\text{ICR}} \text{min},$ $V_{\text{O}} = 0$ $V_{\text{CC}} = \pm 9 \text{ V to } \pm 15 \text{ V},$ $V_{\text{O}} = 0$	$\begin{array}{c} V_{\rm O} = \pm 10 \ V, \\ R_{\rm L} = 22 \ k\Omega \\ \hline A_{\rm VD} = 1 \\ \hline A_{\rm VD} = 1 \\ \hline A_{\rm VD} = 0 \\ V_{\rm O} = 0 \\ V_{\rm O} = 0 \\ V_{\rm O} = 0 \\ \hline \end{array}$	$V_{C} = \pm 10 \text{ V}$ $R_{L} = \ge 2 \text{ k}\Omega$ $A_{VD} = 1$ $A_{VD} = 1$ $A_{VC} = V_{CR} \cap V_{CC} = 0$ $V_{CC} = \pm 9 \text{ V}$ $V_{C} = 0$	$V_{O} = \pm 10 \text{ V},$ $R_{L} = 22 \text{ k}\Omega$ $A_{VD} = 1$ $A_{VD} = 1$ $V_{O} = 0$
								age range		_	_	<u> </u>							Φ	Φ	a	w D	w D	<u> </u>	90 (8
	2		voltage		aurent		urrent	Common-mode input voltage range		Maximum peak output voltage				al differential vo	Large-signal differential voltage amplification	al differential von	al differential von	al differential von ance‡ sandwidth	al differential von nance‡ Sandwidth gin	Large-signal differential voltag amplification Input resistance [‡] Unity-gain bandwidth Phase margin Common-mode rejection ratio	al differential von ance‡ vandwidth gin ode rejection i	Large-signal differential volta; amplification Input resistance‡ Unity-gain bandwidth Phase margin Common-mode rejection ratio Supply-voltage rejection ratio	Large-signal differential vol amplification Input resistance‡ Unity-gain bandwidth Phase margin Common-mode rejection ra Supply-voltage rejection ra (AVCC±/AVIO) Short-circuit output current	al differential von	Large-signal differential voltage amplification Input resistance‡ Unity-gain bandwidth Phase margin Common-mode rejection ratio Supply-voltage rejection ratio (AVCC±/AVIO) Short-drcuit output current Supply current (four amplifiers)
	MANAL		Input offset voltage	3	Input offset current		Input pias current	Common-mo		Maximum pe	swing			Large-signal	Large-signal amplification	Large-signal diffe amplification Input resistance [‡]	Large-signal different amplification Input resistance [‡] Unity-gain bandwidth	Large-signal d amplification Input resistanc Unity-gain ban Phase margin	Large-signal amplification Input resista Unity-gain b Phase marg	Large-signal amplification Input resista Unity-gain b Phase marg	Large-signal amplification input resista Unity-gain b Phase marg Common-mc Supply-volta	Large-signal di amplification Input resistanc Unity-gain ban Phase margin Common-mode Supply-voltage	Large-signal amplification input resista Unity-gain b Phase marg Common-mc Supply-volta (AVCC±/AV Short-circuit	Large-signal amplification input resista Unity-gain b Phase marg Common-mc Supply-volta (AVCC±/AV) Short-circuit	Large-signal amplification Input resista Unity-gain b Phase marg Common-mc Supply-volta Short-circuit
			O_ ^		<u>o</u>	_	<u>B</u>	VICR		;	MOV				Avd	AVD	AVD	AVD	Avo fri fri fri fri	AvD ri B1 \$\pm\ CMRR	AVD 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	Avd ri fil bl1 dm cmrr ksvr	AVD 1-1- B1 Pm Pm CMRR CMRR IOS	AVD \$\text{\$\exitinx{\$\text{\$\exititt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\}}}}}}\$}}}}}}}}}}}}}}}}}}}}}}}}}}}}}	Avd fri fm dym cmrr ksvr los

All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified. Full range for TA is -55°C to 125°C LM148, $-25^{\circ}\mathrm{C}$ to $85^{\circ}\mathrm{C}$ for LM248, and $0^{\circ}\mathrm{C}$ to $70^{\circ}\mathrm{C}$ for LM348. ‡ This parameter is not production tested.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SLOS058C - OCTOBER 1979 - REVISED FEBRUARY 2002

operating characteristics, $V_{CC\pm}$ = ±15 V, T_A = 25°C

	PARAMETER	Т	EST CONDITIO	NS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$R_L = 2 k\Omega$,	C _L = 100 pF,	See Figure 1		0.5		V/µs

PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Inverting Amplifier



6-Feb-2020

PACKAGING INFORMATION

Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples
Device Marking (4 <i>5</i>)		LM148FKB	LM148J	LM148JB	LM248	LM248	LM248N	LM348	LM348	LM348	LM348	LM348	LM348N	LM348
Op Temp (°C)	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-25 to 85	-25 to 85	-25 to 85	0 to 70						
MSL Peak Temp ③	Level-1-NA-UNLIM	N / A for Pkg Type	N/A for Pkg Type	N / A for Pkg Type	Level-1-260C-UNLIM	Level-1-260C-UNLIM	N / A for Pkg Type	Level-1-260C-UNLIM	Level-1-260C-UNLIM	Level-1-260C-UNLIM	Level-1-260C-UNLIM	Level-1-260C-UNLIM	N / A for Pkg Type	Level-1-260C-UNLIM
Lead/Ball Finish	Call TI	POST-PLATE	Call TI	Call TI	NIPDAU									
Eco Plan	Green (RoHS & no Sb/Br)	TBD	TBD	TBD	Green (RoHS & no Sb/Br)									
Pins Package Qty	-	-	-	-	50	2500	25	50	50	2500	2500	2500	25	2000
	0	20	41	4	41	4	4	41	41	4	4	4	4	4
Package Drawing	ΥS	Ϋ́	7	٦	۵	۵	Z	۵	۵	۵	۵	۵	z	ω Z
Package Type Package Drawing	WAFERSALE	CCC	CDIP	CDIP	SOIC	SOIC	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	PDIP	SO
Status (1)	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE
Orderable Device	LM148 MW8	LM148FKB	LM148J	LM148JB	LM248D	LM248DR	LM248N	LM348D	LM348DG4	LM348DR	LM348DRE4	LM348DRG4	LM348N	LM348NSR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but Ti does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM



6-Feb-2020

(2) RoHS: TI defines "RoHS" to mean semicondudor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard dassifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width


provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Ti has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Aug-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM248DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM348DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM348DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM348NSR	SO	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Aug-2019




*All dimensions are nominal

Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
LM248DR	SOIC	D	14	2500	367.0	367.0	38.0
LM348DR	SOIC	D	14	2500	367.0	367.0	38.0
LM348DR	SOIC	D	14	2500	333.2	345.9	28.6
LM348NSR	so	NS	14	2000	367.0	367.0	38.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIEF

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.




CERAMIC DUAL IN LINE PACKAGE



D (R-PDS0-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated