

rd_value[15:0]
m_value[15:0]
m_mem_read
use_rd
w_rd[1:0]
rd[1:0]
m_reg_write
m_valid
m_fault
m_rd[1:0]
w_value[15:0]
rs[1:0]
w_reg_write
rs_value[15:0]
w_valid
w_fault
use_rs
rd_fwd_i__0
rd_fwd_i__1
rd_fwd_i__2
rd_fwd_i
rd_sel_i__0
rd_sel_i__1
rd_sel_i__2
rd_sel_i
rs_fwd_i
rs_fwd_i__0
rs_fwd_i__1
rs_fwd_i__2
rs_sel_i
rs_sel_i__0
rs_sel_i__1
blocked_rd_i
blocked_rd_i__0
blocked_rs_i
blocked_rs_i__0
rd_fwd2_i__0
rd_fwd2_i__1
rd_fwd2_i__2
rd_fwd3_i__0
rd_fwd4_i__0
rd_fwd1_i
rd_fwd1_i__0
rd_fwd2_i
rd_fwd3_i
rd_fwd4_i
rs_fwd2_i
rs_fwd2_i__0
rs_fwd1_i
rs_fwd1_i__0
RTL_MUX
RTL_EQ
RTL_AND
RTL_INV
rd_fwd[15:0]
rd_sel[1:0]
blocked_rd
rs_fwd[15:0]
rs_sel[1:0]
blocked_rs