


Capacitors are undetermined. Some could be measured and others are guessed based on size and proximity to measured ones.
All 1nF ones are undetermined for sure.



Capacitors are undetermined. Some could be measured and others are guessed based on size and proximity to measured ones.
All 1nF ones are undetermined for sure.

FPGA Configuration scheme is Active Serial 3V3 (MSEL inputs)

U3
EP4CE6E22C8N or AL3-10

JTAG / CONFIGURATION

15 TDI
20 TDO
16 TCK
18 TMS

94 MSEL0
96 MSEL1
97 MSEL2

21 nCE
12 DCLK
92 CONF_DONE
14 nCONFIG
9 nSTATUS

CLOCK INPUTS

23 CLK1,DIFFCLK_0n
24 CLK2,DIFFCLK_1p
25 CLK3,DIFFCLK_1n
91 CLK4,DIFFCLK_2p
90 CLK5,DIFFCLK_2n
89 CLK6,DIFFCLK_3p
88 CLK7,DIFFCLK_3n

DIGITAL POWER SUPPLY

5 VCCINT
29 VCCINT
45 VCCINT
61 VCCINT
78 VCCINT
102 VCCINT
116 VCCINT
134 VCCINT

VCCIO1

26 VCCIO2

40 VCCIO3

47 VCCIO3

56 VCCIO4

62 VCCIO4

81 VCCIO5

93 VCCIO6

117 VCCIO7

122 VCCIO7

130 VCCIO8

139 VCCIO8

4 GND

19 GND

22 GND

27 GND

41 GND

48 GND

57 GND

63 GND

79 GND

82 GND

118 GND

123 GND

131 GND

140 GND

145 GND (PAD)

35 VCCA1

37 VCCD_PLL1

36 GNDA1

107 VCCA2

109 VCCD_PLL2

108 GNDA2

ANALOG POWER SUPPLY

128 DIFFIO_T11n,IO

129 DIFFIO_T11p,IO

132 DIFFIO_T10n,IO

133 DIFFIO_T10p,IO

135 DIFFIO_T8n,IO

136 DIFFIO_T8p,IO

137 DIFFIO_T5p,IO

142 DIFFIO_T2p,IO

143 DIFFIO_T1n,IO

144 DIFFIO_T1p,IO

BANK 1

1 IO
2 FIC100S_FPGA_CLK
3 FIC100S_FPGA_RWS
6 FIC100S_FPGA_DCS
7 FPGA_Conf_ASDO
8 FPGA_Conf_nCE
10 FPGA_Conf_Data

BANK 2

28 DIFFIO_L6n,IO
30 DIFFIO_L8p,IO
31 VREFB2N0,IO
32 RUP1,IO
33 RDN1,IO
34 IO

BANK 3

38 DIFFIO_B1p,IO
39 DIFFIO_B1n,IO
42 (DQS1B/CQ1B#,DPCLK2),IO
43 PLL1_CLKOUTp,IO
44 PLL1_CLKOUTn,IO
46 VREFB3N0,IO
49 (DQ1B),DIFFIO_B9p,IO
50 (DQ1B),DIFFIO_B9n,IO
51 (DQ1B),DIFFIO_B10p,IO
52 DIFFIO_B11p,IO
53 DIFFIO_B11n,IO

BANK 4

54 DIFFIO_B12p,IO
55 DIFFIO_B12n,IO
58 (DQ1B),DIFFIO_B15p,IO
59 (DQ1B),DIFFIO_B16p,IO
60 (DQ1B),DIFFIO_B16n,IO
64 VREFB4N0,IO
65 (DQ1B),RUP2,IO
66 (DQ1B),RDN2,IO
67 (DQ1B),DIFFIO_B20n,IO
68 DIFFIO_B21p,IO
69 DIFFIO_B21n,IO
70 DIFFIO_B22p,IO
71 DIFFIO_B22n,IO
72 IO

BANK 5

73 IO
74 IO
75 IO
76 ADC1_D6B
77 ADC1_D7B
78 ADC1_ENCA
80 RUP3,IO
81 RDN3,IO
82 VREFB5N0,IO
83 DIFFIO_R8n,IO
84 (DQS1R/CQ1R#,DPCLK4),DIFFIO_R8p,IO
85 (DEV_OE),DIFFIO_R7n,IO
86 (DEV_CLRn),DIFFIO_R7p,IO
87 IO

BANK 6

98 (INT_DONE),DIFFIO_R4n,IO
99 (CRC_ERROR),DIFFIO_R4p,IO
100 (nCEO),DIFFIO_R3n,IO
101 (CLKUSR),DIFFIO_R3p,IO
102 (DQS0R/CQ1R,DPCLK5),IO
103 VREFB6N0,IO
104 DIFFIO_R1n,IO
105 IO

BANK 7

110 (DQS0T/CQ1T,DPCLK6),DIFFIO_T20p,IO
111 DIFFIO_T19p,IO
112 PLL2_CLKOUTn,IO
113 PLL2_CLKOUTp,IO
114 (DQ1T),RUP4,IO
115 (DQ1T),RDN4,IO
116 VREFB7N0,IO
117 (DQ1T),DIFFIO_T16n,IO
118 DIFFIO_T16p,IO
119 DIFFIO_T13p,IO
120 IO
121 DIFFIO_T12n,IO
122 DIFFIO_T12p,IO
123 IO

BANK 8

128 DIFFIO_T11n,IO
129 DIFFIO_T11p,IO
132 DIFFIO_T10n,IO
133 DIFFIO_T10p,IO
135 DIFFIO_T8n,IO
136 DIFFIO_T8p,IO
137 DIFFIO_T5p,IO
142 DIFFIO_T2p,IO
143 DIFFIO_T1n,IO
144 DIFFIO_T1p,IO

1 FIC100S_FPGA_CLK
2 FIC100S_FPGA_RWS
3 FIC100S_FPGA_DCS
6 FPGA_Conf_ASDO
8 FPGA_Conf_nCE
10 FPGA_Conf_Data

38 FPGA_EEPROM_SDA
39 FPGA_EEPROM_SCL
42 FPGA_BACKLIGHT_PWM

54 ADC1_D7A
55 ADC1_D6A
58 ADC1_D5A
59 ADC1_D4A
60 ADC1_D3A
64 ADC1_D2A
65 ADC1_D1A
66 ADC1_D0A
67 ADC1_D0B
68 ADC1_D1B
69 ADC1_D2B
70 ADC1_D3B
71 ADC1_D4B
72 ADC1_D5B

73 ADC1_D6B
74 ADC1_D7B
75 ADC1_ENCA
80 ADC2_ENCB
81 ADC2_D7A
82 ADC2_D6A
83 ADC2_D5A
84 ADC2_D4A

98 ADC2_D0B
99 ADC2_D1B
100 ADC2_D2B
101 ADC2_D3B
102 ADC2_D4B
103 ADC2_D5B
104 ADC2_D6B
105 ADC2_D7B

110 ADC2_ENCA
111 ADC2_OFFSET
112 ADC1_OFFSET

128 FIC100S_FPGA_DB0
129 FIC100S_FPGA_DB1
132 FIC100S_FPGA_DB2
133 FIC100S_FPGA_DB3
135 FIC100S_FPGA_DB4
136 FIC100S_FPGA_DB5
137 FIC100S_FPGA_DB6
138 FIC100S_FPGA_DB7

For the ADC's offset binary output is selected (DFS input low)
The data align mode is enabled (S1, S2 inputs high)

U7
AD9288BSTZ-100

37 DOA
38 D1A
39 D2A
40 D3A
41 D4A
42 D5A
43 D6A
44 D7A (MSB)

24 DOB
23 D1B
22 D2B
21 D3B
20 D4B
19 D5B
18 D6B
17 D7B (MSB)

8 S1
9 S2

13 VD
30 VD
31 VD
48 VD
15 VDD
28 VDD
33 VDD
46 VDD

2 AINA
3 AINA
5 REFINA
7 REFINA
6 REFOUT
11 AINB
10 AINB
14 ENCA
14 ENCB
25 NC
26 NC
35 NC
36 NC
4 DFS
1 GND
12 GND
16 GND
27 GND
29 GND
32 GND
34 GND
45 GND

U8
AD9288BSTZ-100

37 DOA
38 D1A
39 D2A
40 D3A
41 D4A
42 D5A
43 D6A
44 D7A (MSB)

24 DOB
23 D1B
22 D2B
21 D3B
20 D4B
19 D5B
18 D6B
17 D7B (MSB)

8 S1
9 S2

13 VD
30 VD
31 VD
48 VD
15 VDD
28 VDD
33 VDD
46 VDD

2 AINA
3 AINA
5 REFINA
7 REFINA
6 REFOUT
11 AINB
10 AINB
14 ENCA
14 ENCB
25 NC
26 NC
35 NC
36 NC
4 DFS
1 GND
12 GND
16 GND
27 GND
29 GND
32 GND
34 GND
45 GND

U4
W25Q80

1 /CS
2 DO
3 /WP
4 GND
8 VCC
7 /HOLD
6 CLK
5 DI

J2
FPGA_FLASH

1 2
3 3
5 5
6 6

FPGA_Conf_nCE


FPGA_Conf_Data

FPGA_Conf_CLK

FPGA_Conf_ASDO


TITLE: Data acquisition		REV: 1.0
Company:		Sheet: 2/4
Date: 2021-03-23		Drawn By:

Capacitors are undetermined. Some could be measured and others are guessed based on size and proximity to measured ones.
All 1nF ones are undetermined for sure.



TITLE: Analog Input		REV: 1.0
Company:		Sheet: 3/4
Date: 2021-03-23		Drawn By:

Capacitors are undetermined. Some could be measured and others are guessed based on size and proximity to measured ones.
All 1nF ones are undetermined for sure.



TITLE: Power Supply		REV: 1.0
Company:		Sheet: 4/4
Date: 2021-03-23		Drawn By: