

# Parking Management System

Donya Jafari - 401101524

June 25, 2024

## **Abstract**

This report presents the design and implementation of a parking management system using Verilog HDL. The system tracks the number of parked and vacated cars, differentiating between university and non-university vehicles, and ensures that parking spaces do not exceed their maximum capacities.

## **1 Details**

The parking management system is designed to reset at 8:00 AM each day. The system initially sets the university parking capacity to its maximum at this time. After 1:00 PM, the non-university capacity increases by 50 spaces per hour starting from 200. At 4:00 PM, the non-university capacity is set to its full value of 500 spaces considering the overall capacity is no more than 700 in our scenario.

## 2 Design and Implementation

The system is designed using Verilog HDL.

```
1  module parking_management_system (
2      input wire clk,
3      input wire reset,
4
5      input wire car_entered,
6      input wire car_exited,
7      input wire is_uni_car_entered,
8      input wire is_uni_car_exited,
9
10     output reg [9:0] uni_parked_car,
11     output reg [9:0] parked_car,
12     output reg [9:0] uni_vacated_space,
13     output reg [9:0] vacated_space,
14     output reg uni_is_vacated_space,
15     output reg is_vacated_space
16 );
17
18 parameter MAX_PARKING_SPACE = 700;
19 parameter MAX_UNI_SPACE = 500;
20 parameter CLK_FREQ = 100_000_000;
21
22 reg [31:0] elapsed_time_cycles;
23 reg [9:0] NON_UNI_SPACE;
24 reg [3:0] time_threshold;
25
26 always @(posedge clk or posedge reset) begin
27     if (reset) begin
28         elapsed_time_cycles <= 0;
29         time_threshold <= 0;
30         uni_parked_car <= 0;
31         parked_car <= 0;
32         uni_vacated_space <= MAX_UNI_SPACE;
33         vacated_space <= 200;
34         NON_UNI_SPACE <= 200;
35         uni_is_vacated_space <= 1;
36         is_vacated_space <= 1;
37     end else begin
38         ## consider all possible cases
```

The complete source code (controller module + test bench) is available in the 'code' directory of the GitHub repository, which is linked at the end of this document.

### 3 Results

The simulation results confirm the correct functionality of the parking management system. The following figures show the waveforms and output of the simulation.




Figure 1: Simulation Waveform 1

```
# Test Case 1: Uni Car Enters
# Time: 30000 | Uni Parked: 1 | Parked: 0 | Uni Vacated: 499 | Vacated: 200 | Uni Vacated Space: 1 | Vacated Space: 1
# Test Case 2: Uni Car Enters
# Time: 40000 | Uni Parked: 2 | Parked: 0 | Uni Vacated: 498 | Vacated: 200 | Uni Vacated Space: 1 | Vacated Space: 1
# Test Case 3: Non uni Car Enters
# Time: 50000 | Uni Parked: 2 | Parked: 1 | Uni Vacated: 498 | Vacated: 199 | Uni Vacated Space: 1 | Vacated Space: 1
# Test Case 4: Non uni Car Exits
# Time: 60000 | Uni Parked: 2 | Parked: 0 | Uni Vacated: 498 | Vacated: 200 | Uni Vacated Space: 1 | Vacated Space: 1
# Test Case 5: Uni Car Exits
# Time: 70000 | Uni Parked: 1 | Parked: 0 | Uni Vacated: 499 | Vacated: 200 | Uni Vacated Space: 1 | Vacated Space: 1
# Test Case 6: Non uni Car Enters
# Time: 80000 | Uni Parked: 1 | Parked: 1 | Uni Vacated: 499 | Vacated: 199 | Uni Vacated Space: 1 | Vacated Space: 1
# Test Case 7: Non uni Car Enters
# Time: 6000090000 | Uni Parked: 1 | Parked: 2 | Uni Vacated: 499 | Vacated: 198 | Uni Vacated Space: 1 | Vacated Space: 1
```

Figure 2: Simulation output

## 4 Synthesizing

Here is the synthesized output.




Figure 3: Synthesized circuit

This suggest that the maximum operational clock frequency is 234.74 MHz.




Figure 4: Frequency

## 5 References

- *GitHub*: <https://github.com/Donya-Jafari/parking-system-DSDcourse/tree/main>