# Parking Management System

Donya Jafari - 401101524 June 25, 2024

#### Abstract

This report presents the design and implementation of a parking management system using Verilog HDL. The system tracks the number of parked and vacated cars, differentiating between university and non-university vehicles, and ensures that parking spaces do not exceed their maximum capacities.

#### 1 Details

The parking management system is designed to reset at 8:00 AM each day. The system initially sets the university parking capacity to its maximum at this time. After 1:00 PM, the non-university capacity increases by 50 spaces per hour starting from 200. At 4:00 PM, the non-university capacity is set to its full value of 500 spaces considering the overall capacity is no more than 700 in our scenario.

## 2 Design and Implementation

The system is designed using Verilog HDL.

```
module parking_management_system (
           input wire clk,
           input wire reset,
           input wire car_entered,
5
           input wire car_exited,
           input wire is_uni_car_entered,
           input wire is_uni_car_exited,
           output reg [9:0] uni_parked_car,
           output reg [9:0] parked_car,
           output reg [9:0] uni_vacated_space,
12
           output reg [9:0] vacated_space,
13
           output reg uni_is_vacated_space,
14
           output reg is_vacated_space
      );
17
      parameter MAX_PARKING_SPACE = 700;
18
      parameter MAX_UNI_SPACE = 500;
19
20
      parameter CLK_FREQ = 100_000_000;
21
      reg [31:0] elapsed_time_cycles;
22
      reg [9:0] NON_UNI_SPACE;
      reg [3:0] time_threshold;
24
      always @(posedge clk or posedge reset) begin
26
           if (reset) begin
               elapsed_time_cycles <= 0;</pre>
28
               time_threshold <= 0;</pre>
29
               uni_parked_car <= 0;
30
               parked_car <= 0;</pre>
               uni_vacated_space <= MAX_UNI_SPACE;
               vacated_space <= 200;</pre>
               NON_UNI_SPACE <= 200;
               uni_is_vacated_space <= 1;
               is_vacated_space <= 1;</pre>
36
           end else begin
37
           ## consider all possible cases
```

The complete source code (controller module + test bench) is available in the 'code' directory of the GitHub repository, which is linked at the end of this document.

## 3 Results

The simulation results confirm the correct functionality of the parking management system. The following figures show the waveforms and output of the simulation.




Figure 1: Simulation Waveform 1

Figure 2: Simulation output

# 4 Synthesizing

Here is the synthesized output.




Figure 3: Synthesized circuit

This suggest that the maximum operational clock frequency is 234.74 MHz.




Figure 4: Frequency

### 5 References

ullet GitHub: https://github.com/Donya-Jafari/parking-system-DSDcourse/tree/main