



PRELIMINARY PRODUCT SPECIFICATION

Z380TM MPU

MICROPROCESSOR UNIT



Z380™ MPU

MICROPROCESSOR UNIT

FEATURES

- Static CMOS design with low power standby mode option
- 32-bit internal data paths and ALU
- Up to four external interrupt inputs
- DC to 40 MHz operating frequency with direct input clock or crystal option
- Enhanced instruction set that maintains object-code compatibility with Z80 and Z180 microprocessors
- 16-bit (64K) or 32-bit (4G) linear address space
- 16-bit data bus with dynamic sizing
- Two clock cycle (40 MBytes/sec) memory bus
- Two clock cycle instruction execution minimum
- Programmable I/O bus protocols and clock rates
- I/O bus control signals to support Z80 and Z8500 protocols
- Four banks of on-chip register files
- Enhanced interrupt capabilities, including 16-bit vector
- Undefined opcode trap for Z380 instruction set
- On-chip I/O functions:
 - Six memory chip selects with programmable waits
 - Programmable I/O waits
 - DRAM refresh controller
- 100-pin QFP package

GENERAL DESCRIPTION

Zilog's new Z380 Microprocessor Unit (MPU) is an integrated high-performance microprocessor designed to give the end-user a powerful and cost-effective solution to application requirements. The Z380 MPU incorporates advanced architectural features that allow fast and efficient throughput and increased memory addressing capabilities while maintaining Z80 CPU and Z180 MPU object-code compatibility. The Z380 offers a continuing growth path for present Z80 or Z180 based designs and serves as a high-performance microprocessor for new designs.

Central to the Z380 MPU is an enhanced version of the Z80 CPU. The Z80 CPU instruction set has been retained, meaning that the Z380 microprocessor is completely binary-code compatible with present Z80 and Z180 code. The basic addressing modes of the Z80 microprocessor have been augmented with Stack Pointer Relative loads

and stores, 16-bit and 24-bit Indexed offsets, and more flexible Indirect Register addressing, with all of the addressing modes allowing access to the entire 32-bit address space. Significant additions have been made to the instruction set, with a full complement of 16-bit arithmetic and logical operations, 16-bit I/O operations, multiply and divide, plus a complete set of register-to-register loads and exchanges.

The basic register file of the Z80 MPU microprocessor is expanded to include alternate register versions of the IX and IY registers. There are four sets of this basic Z80 microprocessor register file present in the Z380 MPU, along with the necessary resources to manage switching between the different register sets. All of the register-pairs and index registers in the basic Z80 microprocessor register file are expanded to 32 bits.

GENERAL DESCRIPTION (Continued)

The Z380 MPU expands the basic 64 Kbyte Z80 and Z180 address space to a full 4 Gbyte (32-bit) address space. This address space is linear and completely accessible to the user program. The I/O address space is similarly expanded to a full 4 Gbyte (32-bit) range and 16-bit I/O, both simple and block move are added.

Some features that have traditionally been handled by external peripheral devices have been incorporated in the design of the Z380 microprocessor. The on-chip peripherals reduce system chip count and reduce interconnection on the external bus. The Z380 MPU contains a refresh controller for DRAMs that employs a /CAS-before-/RAS refresh cycle at a programmable rate and burst size.

Six programmable memory chip selects are available, along with programmable wait-state generators for each chip select address range.

The Z380 MPU provides very flexible bus interface timing, with separate control signals and timing for memory and I/O. The memory bus control signals provide timing references suitable for direct interface to DRAM, static RAM, EPROM or ROM. Full control of the memory bus timing is possible because the /WAIT signal is sampled three times during a memory transaction, allowing complete user control of edge-to-edge timing between the reference signals provided by the Z380 MPU. The I/O bus control signals allow direct interface to members of the Z80 family of peripherals, the Z8000 family of peripherals or the Z8500 series of peripherals.

The Z380 block diagram is shown in Figure 1. Figure 2 shows the pin assignments.

Note: All Signals with a preceding front slash, "/", are active Low.

GENERAL DESCRIPTION (Continued)




Figure 1. Z380 Functional Block Diagram

GENERAL DESCRIPTION (Continued)




Figure 2. 100-Pin QFP Pin Assignments

PIN DESCRIPTION

A31-A0. Address Bus (outputs, active High, tri-state). These non-multiplexed address signals provide a linear memory address space of 4 gigabytes. The 32-address signals are also used to access I/O devices.

/BACK. Bus Acknowledge (output, active Low, tri-state). This signal, when asserted, indicates that the Z380 MPU has accepted an external bus request and has tri-stated its output drivers for the address bus, data bus and the bus control signals /TREFR, /TREFA, /TREFC, /BHEN, /BLEN, /MRD, /MWR, /IORQ, /IORD, and /IOWR. Note that the Z380 MPU cannot provide any DRAM refresh transactions while it is in the bus acknowledge state.

/BHEN. Byte High Enable (output, active Low, tri-state). This signal is asserted at the beginning of a memory, or refresh transaction to indicate that an operation on D15-D8 is requested. For a 16-bit memory transaction, if /MSIZE is asserted, indicating a byte-wide memory, another memory transaction is performed to transfer the data on D15-8, this time via D7-0.

/BLEN. Byte Low Enable (output, active Low, tri-state). This signal is asserted at the beginning of a memory or refresh transaction to indicate that an operation on D7-D0 is requested. For a 16-bit memory transaction, if /MSIZE is asserted, indicating a byte-wide memory, only the data on D7-0 will be transferred during this transaction, and another transaction will be performed to transfer the data on D15-8, this time via D7-0.

/BREQ. Bus Request (input, active Low). When this signal is asserted, an external bus master is requesting control of the bus. /BREQ has higher priority than all nonmaskable and maskable interrupt requests.

BUSCLK. Bus Clock (output, active High, tri-state). This signal, output by the Z380 MPU, is the reference edge for the majority of other signals generated by the Z380 MPU. BUSCLK is a delayed version of the CLK input.

CLKI. Clock/Crystal (input, active High). An externally generated direct clock can be input at this pin and the Z380 MPU would operate at the CLKI frequency. Alternatively, a crystal up to 20 MHz can be connected across CLKI and CLKO, and the Z380 MPU would operate at half of the crystal frequency. The two clocking options are controlled by the CLKsel input.

CLKO. Crystal (output, active High). Crystal oscillator connection. This pin should be left open if an externally generated direct clock is input at the CLKI pin.

CLKsel. Clock Option Select. (input, active High). This input should be connected to V_{DD} to select the direct clock option and should be connected to V_{SS} for the crystal option.

D15-D0. Data Bus (input/outputs, active High, tri-state). This bi-directional 16-bit data bus is used for data transfer between the Z380 MPU and memory or I/O devices. Note that for a memory word transfer, the even-addressed (A0=0) byte is generally transferred on D15-D8, and the odd-addressed (A0=1) byte on D7-D0 (see the /MSIZE pin description).

/EV. Evaluation Mode (input, active Low). This input should be left unconnected for normal operation. When it is driven to logic 0, the Z380 MPU conditions itself in the reset mode and tri-states all of its output pin drivers.

/HALT. Halt Status (output, active Low, tri-state). If the Z380 MPU standby mode option is not selected, a Sleep instruction is executed no different than a Halt instruction, and the one Halt signal goes active to indicate the CPU's Halt state. If the standby mode option is selected, this signal goes active only at the Halt instruction execution.

/STNBY. Standby Status (output, active Low, tri-state). If the Z380 MPU standby mode is selected, executing a sleep instruction stops clocking within the Z380 MPU and at BUSCLK and IOCLK after which this signal is asserted. The Z380 MPU is then in the low power standby mode, with all operations suspended.

/INT3-0. Interrupt Requests (inputs, active Low). These signals are four asynchronous maskable interrupt inputs.

IOCLK. I/O Clock (output, active High, tri-state). This signal is a program controlled divided-down version of BUSCLK. The division factor can be two, four, six or eight with I/O transactions and interrupt-acknowledge transactions occurring relative to IOCLK.

/INTAK. Interrupt Acknowledge Status (output, active Low, tri-state). This signal is used to distinguish between I/O and interrupt acknowledge transactions. This signal is High during I/O read and I/O write transactions and Low during interrupt acknowledge transactions.

/IORQ. Input/Output Request (output, active Low, tri-state). This signal is active during all I/O read and write transactions and interrupt acknowledge transactions.

/M1. Machine Cycle One (output, active Low, tri-state). This signal is active during interrupt acknowledge and RETI transactions.

PIN DESCRIPTION (Continued)

/IORD. *Input, Output Read Strobe* (output, active Low, tri-state). This signal is used to strobe data from the peripherals during I/O read transactions. In addition, /IORD is active during the special RETI transaction and the I/O heartbeat cycle in the Z80 protocol case.

/IOWR. *Input/Output Write Strobe* (output, active Low, tri-state). This signal is used to strobe data into the peripherals during I/O write transactions.

/LMCS. *Low Memory Chip Select* (output, active Low, tri-state). This signal is activated during a memory read or memory write transaction when accessing the lower portion of the linear address space within the first 16 Mbytes, but only if this chip select function is enabled.

/MCS3-0. *Mid-range Memory Chip Selects* (output, active Low, tri-state). These signals are individually active during memory read or write transactions when accessing the mid-range portions of the linear address space within the first 16 Mbytes. These signals can be individually enabled or disabled.

/MRD. *Memory Read* (output, active Low, tri-state). This signal indicates that the addressed memory location should place its data on the data bus as specified by the /BHEN and /BLEN control signals. /MRD is active from the end of T1 until the end of T4 during memory read transactions.

/MSIZE. *Memory Size* (input, active Low). This input, from the addressed memory location, indicates if it is word size (logic High) or byte size (logic Low). In the latter case, the addressed memory should be connected to the D15-D8 portion of the data bus, and an additional memory transaction will automatically be generated to complete a word size data transfer.

/MWR. *Memory Write* (output, active Low, tri-state). This signal indicates that the addressed memory location should store the data on the data bus, as specified by the /BHEN and /BLEN control signals. /MWR is active from the end of T2 until the end of T4 during memory write transactions.

/NMI. *Nonmaskable Interrupt* (input, falling edge-triggered). This input has higher priority than the maskable interrupt inputs /INT3-0.

/RESET. *Reset* (input, active Low). This input must be active for a minimum of five BUSCLK periods to initialize the Z380 MPU. The effect of /RESET is described in detail in the Reset section.

/TREFA. *Timing Reference A* (output, active Low, tri-state). This timing reference signal goes Low at the end of T2 and returns High at the end of T4 during a memory read, memory write or refresh transaction. It can be used to control the address multiplexer for a DRAM interface or as the /RAS signal at higher processor clock rates.

/TREFC. *Timing Reference C* (output, active Low, tri-state). This timing reference signal goes Low at the end of T3 and returns High at the end of T4 during a memory read, memory write or refresh transaction. It can be used as the /CAS signal for DRAM accesses.

/TREFR. *Timing Reference R* (output, active Low, tri-state). This timing reference signal goes Low at the end of T1 and returns High at the end of T4 during a memory read, memory write or refresh transaction. It can be used as the /RAS signal for DRAM accesses.

/UMCS. *Upper Memory Chip Select* (output, active Low, tri-state). This signal is activated during a memory read, memory write, or optionally a refresh transaction when accessing the highest portion of the linear address space within the first 16 Mbytes, but only if this chip select function is enabled.

V_{DD}. *Power Supply.* These eight pins carry power to the device. They must be tied to the same voltage externally.

V_{SS}. *Ground.* These eight pins are the ground references for the device. They must be tied to the same voltage externally.

/WAIT. *Wait* (input, active Low). This input is sampled by BUSCLK or IOCLK, as appropriate, to insert Wait states into the current bus transaction.

The conditioning and characteristics of the Z380 MPU pins under various operation modes are defined in Table 1.

Table 1. Z380 MPU Pin Conditioning Characteristics
Operation Mode Conditions

Pin Names	Normal /BREQ=1,/BACK=1, /EV=NC	Bus Relinquish /BEQ=0,/BACK=0, /EV=NC	Evaluation
CLKI	Input	Input	Input
CLK0	Output/No Connection	Output/No Connection	No Connection
CLKSEL	Input	Input	Input
BUSCLK	Output	Output	Tri-state
IOCLK	Output	Output	Tri-state
A31-0	Output	Tri-state	Tri-state
D15-0	Input/Output	Tri-state	Tri-state
/TREFR,/TREFA, /TREFC	Output	Tri-state	Tri-state
/MRD,/MWR	Output	Tri-state	Tri-state
/BHEN,/BLEN	Output	Tri-state	Tri-state
/LMCS,/UMCS, /MCS3-0	Output	Tri-state	Tri-state
/MSIZE,/WAIT	Input	Input	Input
/HALT,/STNBY	Output	Output	Tri-state
/M1,/INTAK	Output	Output	Tri-state
/IORQ,/IORD, /IOWR	Output	Tri-state	Tri-state
/BREQ	Input	Input	Input
/BACK	Output	Output	Tri-state
/NMI,/INT3-0	Input	Input	Input
/RESET	Input	Input	Input
/EV	No Connection	No Connection	Input
V _{DD}	Power	Power	Power
V _{SS}	Ground	Ground	Ground

EXTERNAL INTERFACE

Two kinds of operations can occur on the system bus: transactions and requests. At any given time, one device (either the CPU or a bus master) has control of the bus and is known as the bus master.

This section shows all of the transaction and request timing for the device. For the sake of clarity, there are more figures than are actually necessary. This should aide the reader rather than confuse. In all of the timing diagram figures, the row labelled STATUS encompasses /BHEN, /BLEN and the chip select signals.

Transactions

A transaction is initiated by the bus master and is responded to by some other device on the bus. Only one transaction can proceed at a time; six kinds of transactions can occur: Memory, Refresh, I/O, Interrupt Acknowledge, RETI (RETurn from Interrupt), and Halt. The Z380 MPU is unique in that memory and I/O bus transactions use separate control signals. This allows the memory interface to be optimized independently of the I/O interface.

Memory Transactions

Memory transactions move instructions or data to or from memory when the Z380 MPU performs a memory access. Thus, they are generated during program execution to fetch instructions from memory and to fetch and store memory data. They are also generated to store old program status and fetch new program status during interrupt and trap handling, and are used by DMA peripherals to transfer information. A memory transaction is two clock cycles long unless extended with wait states. Wait states may be inserted between each of the four T states in a memory transaction and are one BUSCLK cycle long per wait state. The external /WAIT input is sampled only after any internally-generated wait states are inserted. Memory transactions may transfer either bytes or words. If the Z380 MPU attempts to transfer a word to a byte-wide memory, the /MSIZE signal shuld be asserted Low to force this transaction to be byte-wide dynamically. The Z380 MPU will then perform another memory transaction to transfer the byte that was not transferred during the first transaction.

Read memory transactions are shown without wait states, with wait states between T1 and T2, between T2 and T3, and between T3 and T4 (Figures 3A-D). The data bus is driven by the memory being addressed, and the memory data is latched immediately before the rising edge of BUSCLK which terminates T4.




Figure 3A. Read Cycle, No Waits

EXTERNAL INTERFACE (Continued)




Figure 3B. Read Cycle, T1 Wait




Figure 3C. Read Cycle, T2 Wait

EXTERNAL INTERFACE (Continued)




Figure 3D. Read Cycle, T3 Wait




Figure 4A. Write Cycle, No Waits

Write memory transactions are shown without wait states, with wait states between T1 and T2, between T2 and T3, and between T3 and T4 (Figures 4A-D). The /MWR strobe

is activated at the end of T1, to allow write data setup time for the memory since the write data is driven on to the data bus at the beginning of T1.

XTERNAL INTERFACE (Continued)




Figure 4B. Write Cycle, T1 Wait




Figure 4C. Write Cycle, T2 Wait

EXTERNAL INTERFACE (Continued)




Figure 4D. Write Cycle, T3 Wait

Refresh Transactions

A memory refresh transaction is generated by the Z380 MPU refresh controller and can occur immediately after the final clock cycle of any other transaction. The address during the refresh transaction is not defined as the CAS-before-RAS refresh cycle is assumed, which uses the on-chip refresh address generator present on DRAMs. Prior to the first refresh transaction, a refresh setup cycle is performed to guarantee that the $/\text{CAS}$ precharge time is met. This refresh setup cycle is present only prior to the first

refresh transaction in a burst (Figure 5). Refresh transactions are shown without wait states, with wait states between T1 and T2, between T2 and T3, and between T3 and T4 (Figures 6A-D). Note that during the refresh cycle the data bus is continuously driven, $/\text{MRD}$ and $/\text{MWR}$ remain inactive, $/\text{BHEN}$ and $/\text{BLEN}$ are active to enable all $/\text{CAS}$ signals to the DRAMS, and those Chip Select signals enabled for DRAM refresh transactions are active.




Figure 5. Refresh Set-up

EXTERNAL INTERFACE (Continued)




Figure 6A. Refresh Cycle, No Waits




Figure 6B. Refresh Cycle, T1 Wait

EXTERNAL INTERFACE (Continued)




Figure 6C. Refresh Cycle, T2 Wait




Figure 6D. Refresh Cycle, T3 Wait

EXTERNAL INTERFACE (Continued)

I/O Transactions

I/O transactions move data to or from an external peripheral when the Z380 MPU performs an I/O access. All I/O transactions occur referenced to the IOCLK signal, when it is a divided-down version of the BUSCLK signal. BUSCLK may be divided by a factor of from two to eight to form the

IOCLK, under program control. An example of this division is shown, for the four possible divisors, in Figure 7. Note that the IOCLK divider is synchronized (i.e., starts with a known timing relationship) at the trailing edge of /RESET. This is discussed in the Reset Section.




Figure 7. IOCLK Timing

The Z380 MPU is unique in that it employs separate control signals for accessing the memory and I/O. This allows the interfaces to be optimized independent of one another. The I/O bus control signals allow direct connection members of the Z80 family of peripherals of the Z8500 family of peripherals.

Because all I/O bus transactions start on a rising edge of IOCLK, there may be up to n BUSCLK cycles of latency between the execution unit request for the transaction and the transaction actually starting, where n is the programmed clock divisor for IOCLK. This implies that the fastest possible divisor should always be used for IOCLK.

All I/O transactions are four IOCLK cycles long unless extended by Wait states. Wait states may be inserted between the third and fourth IOCLK cycles in an I/O transaction and are one IOCLK cycle per wait state. The external /WAIT input is sampled only after internally-generated wait states are inserted.

I/O Read transactions are shown with and without a wait state (Figures 8A-B). The contents of the data bus is latched immediately before the falling edge of IOCLK during the last IOCLK cycle of the transaction.




Figure 8A. I/O Read Cycle, No Waits

EXTERNAL INTERFACE (Continued)




Figure 8B. I/O Read Cycle, T1 Wait

Write transactions are shown with and without a wait state (Figures 9A-B). The data bus is driven throughout the transaction.




Figure 9A. I/O Write Cycle, No Waits

EXTERNAL INTERFACE (Continued)




Figure 9B. I/O Write Cycle, T1 Wait

Interrupt Acknowledge Transactions

An interrupt acknowledge transaction is generated by the Z380 MPU in response to an unmasked external interrupt request. Figure 10A shows an interrupt acknowledge transaction in response to /INT0 and Figure 10B shows an interrupt acknowledge transaction in response to either one of /INT-3. Note that because all I/O bus transactions

start on a rising edge of IOCLK, there may be up to n BUSCLK cycles of latency between the execution unit request for the transaction and the transaction actually starting (where n is the programmed clock divisor for IOCLK).




Figure 10A. Interrupt Acknowledge Cycle, /INT0

EXTERNAL INTERFACE (Continued)




Figure 10B. Interrupt Acknowledge Cycle, /INT3-1

An interrupt acknowledge transaction for /INT0 is five IOCLK cycles long unless extended by Wait states. /WAIT is sampled at two separate points during the transaction. /WAIT is first sampled at the end of the first IOCLK cycle during the transaction. Wait states inserted here allow the external daisy-chain between peripherals with a longer time to settle before the interrupt vector is requested. /WAIT is then sampled at the end of the fourth IOCLK cycle to delay the point at which the interrupt vector is read by the Z380 MPU, after it has been requested.

The interrupt vector may be either eight or sixteen bits, under program control, and is latched by the falling edge of IOCLK in the last cycle of the interrupt acknowledge transaction. When using Mode 0 interrupts, where the Z380 MPU fetches an instruction from the interrupting device, these fetches are always eight bits wide and are transferred over D7-0.

An interrupt acknowledge transaction in response to one of /INT3-/INT1 is also five IOCLK cycles long, unless extended by wait states. The waits are sampled and inserted at similar locations as an interrupt acknowledge transaction is for /INT0. Note, however, only the /INTAK signal is active with /MI, /IORQ, /IORD and /IOWR held inactive.

For either type of INTACK transaction the address bus is driven with a value which indicates the type of interrupt being acknowledged as follows: AD31-6 are all one, and A3-0 are one except for a single zero corresponding to the maskable interrupt being acknowledged. Thus an /INT3 acknowledge is signaled by A3 being zero during the interrupt acknowledge transaction, /INT2 acknowledge is signalled by A2 being zero, etc.

RETI Transactions

The RETI transaction is generated whenever an RETI instruction is executed by the Z380 MPU. This transaction is necessary because Z80 family peripherals are designed to watch instruction fetches and take special action upon seeing a RETI instruction (this is the only instruction that the Z80 family peripherals watch for). Since the Z380 MPU fetches instructions using the memory control signals, a simulated RETI instruction fetch must be placed on the bus with the appropriate I/O bus control signals. This is shown in Figure 11. Again, note that because all I/O bus transactions start on a rising edge of IOCLK, there may be up to n BUSCLK cycles of latency between the execution unit request for the transaction and the transaction actually starting, where n is the programmed clock divisor for IOCLK.




Figure 11. Return From Interrupt Cycle

The RETI transaction is ten IOCLK cycles long unless extended by Wait states, and /WAIT is sampled at three separate points during the transaction. /WAIT is first sampled in the middle of the third IOCLK cycle to allow for longer /IORD Low-time requirements. /WAIT is then sampled again during the middle of the fifth IOCLK cycle to allow for longer internal daisy-chain settling time within the peripheral. Wait states inserted here have the effect of separating what the peripheral sees as two separate instruction fetch cycles. Finally, /WAIT is sampled in the middle of the ninth IOCLK cycle, again to allow for longer /IORD Low-time requirements.

The Z380 MPU drives the data bus throughout the RETI transaction, with EDEDH during the first half of the transaction (the first byte of a RETI instruction is EDH) and with 4D4DH during the second half of the transaction (the second byte of a RETI instruction is 4DH). The address bus is driven with the address of the first byte of the RETI

instruction during the first half of the transaction and with the address of the second byte of the RETI instruction during the second half of the transaction.

HALT Transactions

A Halt transaction occurs whenever the Z380 MPU executes a HALT instruction, with the /HALT signal activated on the falling edge of BUSCLK. If the standby mode is not enabled, executing a Sleep instruction would also cause a Halt transaction to occur. While in the Halt state, the Z380 MPU continues to drive the address and data buses, and the /HALT signal remains active until either an interrupt request is acknowledged or a reset is received. Refresh transactions may occur while in the halt state and the bus can be granted. The timing of entry into the Halt state is shown in Figure 12, while the timing of exiting from Halt state is shown in Figure 13.

EXTERNAL INTERFACE (Continued)




Figure 12. HALT Entry




Figure 13. HALT Exit

EXTERNAL INTERFACE (Continued)

Requests

A request can be initiated by a device that does not have control of the bus. Two types of request can occur: Bus request and Interrupt request. When an interrupt or bus request is made, it is answered by the CPU according to its type. For an interrupt request, the CPU initiates an interrupt acknowledge transaction and for bus requests, the CPU enters the bus disconnect state, relinquishes the bus, and activates an Acknowledge signal.

BUS Requests

To generate transactions on the bus, a potential bus master (such as a DMA controller) must gain control of the bus by making a bus request. A bus request is initiated by driving /BREQ Low. Several bus requesters may be wired-OR to the /BREQ pin; priorities are resolved externally to the CPU, usually by a priority daisy chain.

The asynchronous /BREQ signal generates an internal /BUSREQ, which is synchronous. If the /BREQ is active at the beginning of any transaction, the internal /BUSREQ causes the /BACK signal to be asserted after the current transaction is completed. The Z380 MPU then enters the Bus Disconnect state and gives up control of the bus. All Z380 MPU control signals, except /BACK, /MI and /INTAK are tri-stated. Note that release of the bus may be inhibited under program control to allow the Z380 MPU exclusive access to a shared resource; this is controlled by the SETC LCK and RESC LCK instructions. Entry into the Bus Disconnect state is shown in Figure 14. The Z380 MPU regains control of the bus after /BREQ is deasserted. This is shown in Figure 15.

Interrupt Requests

The Z380 MPU supports two types of interrupt requests, maskable /INT3-0 and nonmaskable (/NMI). The interrupt request line of a device that is capable of generating an interrupt can be tied to either /NMI or one of the maskable interrupt request lines, and several devices can be connected to one interrupt request line with the devices arranged in a priority daisy chain. However, because of the need for Z80 family peripheral devices to see the RETI instruction, only one daisy chain of Z80-family peripherals can be used. The Z380 MPU handles maskable and nonmaskable interrupt requests somewhat differently, as follows:

Any High-to-Low transition on the /NMI input is asynchronously edge-detected, and the internal NMI latch is set. At the beginning of the last clock cycle in the last internal machine cycle of any instruction, the maskable interrupts are sampled along with the state of the NMI latch.

If an enabled maskable interrupt is requested, at the next possible time (the next rising edge of IOCLK) an interrupt acknowledge transaction is generated to fetch the interrupt vector from the interrupting device. For a nonmaskable interrupt, no interrupt acknowledge transaction is generated; the NMI service routine always starts at address 00000066H.




Figure 14. Bus Request/Acknowledge Cycle

EXTERNAL INTERFACE (Continued)




Figure 15. Bus Request/Acknowledge End Cycle

Miscellaneous Timing

There are two cases where a specific transaction is not taking place on the bus which are illustrated in this section: the bus idle cycle and the I/O heartbeat cycle.

Idle Cycles

When no transactions are being performed on the bus, an idle cycle occurs (Figure 16). All control signals, for both memory and I/O, are inactive during the Idle cycle.




Figure 16. Idle Cycle

EXTERNAL INTERFACE (Continued)

I/O Heartbeat Cycle

The Z380 MPU is capable of generating an I/O heartbeat cycle on the I/O bus in response to an I/O write to an on-chip control register. This cycle is most

useful with Z80 family peripherals, where some members require a transaction that looks like a Z80 CPU instruction fetch to perform certain interrupt functions (Figure 17).




Figure 17. I/O Heartbeat Cycle

Reset Timing

The timing for entering and exiting the reset state is shown in Figures 18 and 19. The effects of reset on the internal state of the Z380 MPU are detailed in the Reset section.

The synchronization of IOCLK at the end of the reset state is shown in Figure 20. Note that the IOCLK divisor is set to the maximum value (eight) by /RESET and is only synchronized at the end of the reset state.




Figure 18. Reset Entry

EXTERNAL INTERFACE (Continued)




Figure 19. Reset Exit




Figure 20. IOCLK Reset Start-up

CPU ARCHITECTURE

The Central Processing Unit (CPU) of the Z380 MPU is a binary-compatible extension of the Z80 CPU and Z180 CPU architectures. High throughput rates for the Z380 CPU are achieved by a high clock rate, high bus bandwidth and instruction fetch/execute overlap. Communicating to the external world through an 8- or 16-bit data bus, the Z380 CPU is a full 32-bit machine internally, with a 32-bit ALU and 32-bit registers.

Modes Of Operation

The Z380 CPU can operate in either Native or Extended mode, as controlled by a bit in the Select Register (SR). In Native mode (the Reset configuration), all address manipulations are performed modulo 65536 (sixteen bits). In this mode the Program Counter (PC) only increments across 16 bits, all address manipulation instructions (increment, decrement, add, subtract, indexed, stack relative, and PC relative) only operate on 16 bits, and the Stack Pointer (SP) only increments and decrements across 16 bits. The program counter high-order word is left at all zeros, as is the high-order words of the stack pointer and the I register. Thus Native mode is fully compatible with the Z80 CPU's 64 Kbyte address space. It is still possible to address memory outside of the 64 Kbyte address space for data storage and retrieved in Native mode, however, direct addresses, indirect addresses, and the high-order word of the SP, I and the IX and IY registers may be loaded with non-zero values. But executed code and interrupt service routines must reside in the lowest 64 Kbytes of the address space.

In Extended mode, however, all address manipulation instructions operate on 32 bits, allowing access to the entire 4 Gbyte address space of the Z380 MPU. In both Native and Extended modes, the Z380 CPU drives all 32 bits of the address onto the external address bus; only the width of manipulated addresses distinguish Native from Extended mode. The Z380 CPU implements one instruction to allow switching from Native to Extended mode, but once in Extended mode, only Reset returns the Z380 MPU to Native mode. This restriction applies because of the

possibility of "misplacing" interrupt service routines or vector tables during the translation from Extended mode back to Native mode.

In addition to Native and Extended mode, which is specific to memory space addressing, the Z380 MPU can operate in either Word or Long Word mode specific to data load and exchange operations. In Word mode (the reset configuration), all word load and exchange operations manipulate 16-bit quantities. For example, only the low-order words of the source and destination are exchanged in an exchange operation, with the high-order words unaffected. In Long Word mode, all 32 bits of the source and destination are directives to allow switching between Word and Long Word mode; SETC LW (Set Control Long Word) and RESC LW (Reset Control Long Word) perform a global switch, while DDIR W, DDIR LW and their variants are decoder directives that select a particular mode only for the instruction that they precede.

Note that all word data arithmetic (as opposed to address manipulation arithmetic), rotate, shift and logical operations are always in 16-bit quantities. They are not controlled by either the Native/Extended or Word/Long Word selections. The exceptions to the 16-bit quantities are, of course, those multiply and divide operations with 32-bit products or dividends.

Lastly, all word Input/Output operations are performed on 16-bit values.

Address Spaces

The Z380 CPU architecture supports five distinct address spaces corresponding to the different types of locations that can be accessed by the CPU. These five address spaces are: CPU register space, CPU control register space, memory address space, and I/O address space (on-chip and external).

CPU Register Space. The CPU register space is shown in Figure 22 and consists of all of the registers in the CPU register file. These CPU registers are used for data and address manipulation, and are an extension of the Z80 CPU register set, with four sets of this extended Z80 CPU register set present in the Z380 CPU. Access to these registers is specified in the instruction, with the active register set selected by bits in the Select Register (SR) in the CPU control register space.




Figure 21. Register Set

CPU ARCHITECTURE (Continued)

Each register set includes the primary registers A, F, B, C, D, E, H, L, IX, and IY, as well as the alternate registers A', F', B', C', D', E', H', L', IX', and IY'. These byte registers can be paired B with C, D with E, H with L, B' with C', D' with E' and H' with L' to form word registers. These word registers are extended to 32 bits with the z extension to the register. This register extension is only accessible when using the register as a 32-bit register (the Long Word mode) or when swapping between the most-significant and least-significant word of a 32-bit register. Whenever an instruction refers to a word register, the implicit size is controlled by

the Word or Long Word mode. Also included are the R, I and SP registers, as well as the PC.

CPU Control Register Space. The CPU control register space consists of the 32-bit Select Register (SR - Figure 22). The SR may be accessed as a whole or the upper three bytes of the SR may be accessed individually as the YSR, XSR, and DSR. In addition, these upper three bytes can be loaded with the same byte value. The SR may also be PUSHed and POPed and is cleared to all zeros on Reset.




Figure 22. Select Register

IYBANK (IY Bank Select). This 2-bit field selects the register set to be used for the IY and IY' registers. This field can be set independently of the register set selection for the other Z380 CPU registers. Reset selects Bank 0 for IY and IY'.

IYP (IY Prime Register Select). This bit controls and reports whether IY or IY' is the currently active register. IY is selected when this bit is cleared and IY' is selected when this bit is set. Reset clears this bit and selects IY.

IXBANK (IX Bank Select). This 2-bit field selects the register set to be used for the IX and IX' registers. This field can be set independently of the register set selection for the other Z380 CPU registers. Reset selects Bank 0 for IX and IX'.

IXP (IX Prime Register Select). This bit controls and reports whether IX or IX' is the currently active register. IX is selected when this bit is cleared and IX' is selected when this bit is set. Reset clears this bit and selects IX.

MAINBANK (Main Bank Select). This 2-bit field selects the register set to be used for the A, F, BC, DE, HL, A', F', BC', DE' and HL' registers. This field can be set independently

of the register set selection for the other Z380 CPU registers. Reset selects Bank 0 for these registers.

ALT (BC/DE/HL or BC'/DE'/HL' Register Select). This bit controls and reports whether BC/DE/HL or BC'/DE'/HL' is the currently active bank of registers. BC/DE/HL are selected when this bit is cleared and BC'/DE'/HL' are selected when this bit is set. Reset clears this bit, selecting BC/DE/HL.

XM (Extended mode). This bit controls the Extended/Native mode selection for the Z380 CPU. This bit is set by the SETC XM instruction, and once set, it can be cleared only by a reset on the /RESET pin. When this bit is set, the Z380 CPU is in Extended mode. Reset clears this bit and the Z380 CPU is in Native mode.

LW (Long Word mode). This bit controls the Long Word/Word mode selection for the Z380 CPU. This bit is set by the SETC LW instruction and cleared by the RESC LW instruction. When this bit is set, the Z380 CPU is in Long Word mode; when this bit is cleared, the Z380 CPU is in Word mode. Reset clears this bit. Note that individual instructions may be executed in either Word or Long Word word load and exchange mode, using the DDIR W and DDIR LW decoder directives.

IF1 (Interrupt Enable Flag). This bit is the master Interrupt Enable flag for the Z380 CPU. This bit is set by the EI instruction and cleared by the DI instruction. When this bit is set, interrupts are enabled; when this bit is cleared, interrupts are disabled. Reset clears this bit.

IM (Interrupt Mode). This 2-bit field controls the interrupt mode for the /INT0 interrupt request. These bits are controlled by the IM instructions (00 = IM 0, 01 = IM 1, 10 = IM 2, 11 = IM 3). Reset clears both of these bits, selecting Interrupt Mode 0.


LCK (Lock). This bit controls the Lock/Unlock status of the Z380 CPU. This bit is set by the SETC LCK instruction and cleared by the RESC LCK instruction. When this bit is set, no bus requests are accepted, providing exclusive access to the bus by the Z380 CPU. When this bit is cleared the Z380 CPU will grant bus requests in the normal fashion. Reset clears this bit.

AFP (AF Prime Register Select). This bit controls and reports whether AF or AF' is the currently active pair of registers. AF is selected when this bit is cleared and AF' is selected when this bit is set. Reset clears this bit and selects AF.


Memory Address Space. The memory address space can be viewed as a string of 4 Gbytes numbered consecutively in ascending order. The 8-bit byte is the basic addressable element in the Z380 MPU memory address space. However, there are other addressable data elements; bits, 2-byte words, byte strings, and 4-byte words.

The size of the data element being addressed depends on the instruction being executed as well as the Word/Long Word mode. A bit can be addressed by specifying a byte, and a bit within that byte. Bits are numbered from right to left, with the least significant bit being bit 0 (Figure 23).


Bits within a byte:



16-bit word at address n:



32-bit word at address n:



Memory addresses:



Figure 23. Bit/Byte Ordering Conventions

CPU ARCHITECTURE (Continued)

The address of a multiple-byte entity is the same as the address of the byte with the lowest memory address in the entity. Multiple-byte entities can be stored beginning with either even or odd memory addresses. A word (either 2-byte or 4-byte entity) is aligned if its address is even; otherwise, it is unaligned. Multiple bus transactions, which may be required to access multiple-byte entities, can be minimized if alignment is maintained.

The formats of multiple-byte data types are also shown in Figure 23. Note that when a word is stored in memory, the least significant byte precedes the more significant byte of the word, as in the Z80 CPU architecture. Also, the lower-addressed byte is present on the upper byte of the external data bus.

External I/O Address Space. External I/O addresses are generated by I/O instructions, except those reserved for on-chip I/O address space accesses, and can take a variety of forms (Table 1). An I/O read or write is always one transaction, regardless of the bus size and the type of I/O instruction.

On-chip I/O Address Space. The Z380 MPU's on-chip peripheral functions and a portion of its interrupt functions are controlled by several on-chip registers, which occupy an On-chip I/O Address Space. This on-chip I/O address space can be accessed only with the following reserved on-chip I/O instructions.

IN0	R, (n)	OTIM
IN0	(n)	OTIMR
OUT0	(n), R	OTDM
TSTIO	n	OTDMR

When one of these I/O instructions is executed, the Z380 MPU outputs the register address being accessed in a pseudo transaction of two BUSCLK cycles duration, with the address signals A31-8 all at zeros. In the pseudo transaction, all bus control signals are at their inactive states.

Table 2. External I/O Addressing Options

Address Bus				
I/O Instruction	A31-24	A23-16	A15-8	A7-0
IN A, (n)	00000000	00000000	A7-0	n
IN dst,(C)	BC31-24	BC23-16	BC15-8	BC7-0
IN0 dst,(n)	00000000	00000000	00000000	n
INA(W) dst,(mn)	00000000	00000000	m	n
DDIR IB INA(W) dst,(lmn)	00000000	l	m	n
DDIR IW INA(W) dst,(klmn)	k	l	m	n
Block Input	BC31-24	BC23-16	BC15-8	BC7-0
OUT (n),A	00000000	00000000	A7-0	n
OUT (C),dst	BC31-24	BC23-16	BC15-8	BC7-0
OUT0 (n),dst	00000000	00000000	00000000	n
OUTA(W) (mn),dst	00000000	00000000	m	n
DDIR IB OUTA(W) (lmn),dst	00000000	l	m	n
DDIR IW OUTA(W) (klmn),dst	k	l	m	n
Block output	BC31-24	BC23-16	BC15-8	BC7-0

TA TYPES

Z380 CPU can operate on bits, Binary-Coded Decimal (BCD) digits (4 bits), bytes (8 bits), words (16 bits or 32 bits), byte strings, and word strings. Bits in registers can be cleared, and tested. BCD digits, packed two to a byte, can be manipulated with the Decimal Adjust Accumulator instruction (in conjunction with binary addition and subtraction) and the Rotate Digit instructions. Bytes are operated on by 8-bit load, arithmetic, logical, and shift and rotate instructions. Words are operated on in a similar manner by the word load, arithmetic, logical, and shift and rotate instructions. Block move and search operations can operate on byte strings and word strings up to 64 Kbytes long. Block I/O instructions have identical capabilities.

I Registers

Z380 CPU contains abundant register resources (Figure 24). At any given time, the program has immediate access to both the primary and alternate registers in the selected register set. Changing register sets is a simple matter of a LDCTL instruction.

Primary and Working Registers

The working register set is divided into the two register files: the primary file and the alternate (designated by 'A') file. The primary file contains an 8-bit Accumulator (A), a Flag register, and six general-purpose registers (B, C, D, E, H, and L). Only one file can be active at any given time, although the inactive file can still be accessed. Upon reset, the primary register file in register set 0 is active. Exchange instructions allow the programmer to exchange the active file with the inactive file.

The Accumulator is the destination register for 8-bit arithmetic and logical operations. The six general-purpose registers can be paired (BC, DE, and HL), and are extended to 32 bits by the Z extension to the register, to form 32-bit general-purpose registers. The HL register is used as the 16-bit or 32-bit accumulator for word operations.

Flag Register

The Flag register contains six flags that are set or reset by Z380 CPU operations. This register is illustrated in Figure 24, and the various flags are described below.




Figure 24. CPU Flag Register

Carry (C). This flag is set when an add instruction generates a carry or a subtract instruction generates a borrow. Certain logical, rotate and shift instructions affect the Carry flag.

Add/Subtract (N). This flag is used by the Decimal Adjust Accumulator instruction to distinguish between add and subtract operations. The flag is set for subtract operations and cleared for add operations.

Parity/Overflow (P/V). During arithmetic operations this flag is set to indicate a two's complement overflow. During logical and rotate operations, this flag is set to indicate even parity of the result or cleared to indicate odd parity.

Half Carry (H). This flag is set if an 8-bit arithmetic operation generates a carry or borrow between bits 3 and 4, or if a 16-bit operation generates a carry or borrow between bits 11 and 12, or if a 32-bit operation generates a carry or borrow between bits 27 and 28. This bit is used to correct the result of a packed BCD addition or subtract operation.

Zero (Z). This flag is set if the result of an arithmetic or logical operation is a zero.

Sign (S). This flag stores the state of the most significant bit of the accumulator.

Index Registers. The four index registers, IX, IX', IY and IY', each hold a 32-bit base address that is used in the Indexed addressing mode. The Index registers can also function as general-purpose registers with the upper and lower byte of the lower 16 bits being accessed individually. These byte registers are called IXU, IXU', IXL and IXL' for the IX and IX' registers, and IYU, IYU', IYL and IYL' for the IY and IY' registers.

Interrupt Register. The Interrupt register (I) is used in interrupt modes 2 and 3 for /INT0 to generate a 32-bit indirect address to an interrupt service routine. The I register supplies the upper twenty-four or sixteen bits of the indirect address and the interrupting peripheral supplies the lower eight or sixteen bits. In the Assigned Vectors mode for /INT1-3 the upper sixteen bits of the vector are supplied by the I register; bits 15-9 are the assigned vector base and bits 8-0 are the assigned vector unique to each of /INT1-3.

DATA TYPES

Program Counter

The Program Counter (PC) is used to sequence through instructions in the currently executing program and to generate relative addresses. The PC contains the 32-bit address of the current instruction being fetched from memory. In the Native mode, the PC is effectively only sixteen bits long, as carries from bit 15 to bit 16 are inhibited in this mode. In Extended mode the PC is allowed to increment across all 32 bits.

R Register

The R register can be used as a general-purpose 8-bit read/write register. The R register is not associated with the refresh controller and its contents are changed only by the user.

Stack Pointer

The Stack Pointer (SP) is used for saving information when an interrupt or trap occurs and for supporting subroutine calls and returns. Stack Pointer relative addressing allows parameter passing using the SP.

Select Register

The Select Register (SR) controls the register set selection and the operating modes of the Z380 CPU. The reserved bits in the SR are for future expansion; they will always read as zeros and should be written with zeros for future compatibility. The SR is shown in Figure 22.

Addressing Modes

Addressing modes are used by the Z380 CPU to calculate the effective address of an operand needed for execution of an instruction. Seven addressing modes are supported by the Z380 CPU. Of these seven, one is an addition to the Z80 CPU addressing modes (Stack Pointer Relative) and the remaining six modes are either existing or extensions to the Z80 CPU addressing modes.

Register. The operand is one of the 8-bit registers (A, B, C, D, E, H, L, IXU, IXL, IYU, IYL, A', B', C', D', E', H' or L'); or is one of the 16-bit or 32-bit registers (BC, DE, HL, IX, IY, BC', DE', HL', IX', IY' or SP) or one of the special registers (I or R).

Immediate. The operand is in the instruction itself and has no effective address. The DDIR IB and DDIR IW decoder directives allow specification of 24-bit and 32-bit immediate operands, respectively.

Indirect Register. The contents of a register specify the effective address of an operand. The HL register is the primary register used for memory accesses, but BC and DE can also be used. (For the JP instruction, IX and IY can also be used for indirection). The BC register is used for I/O space accesses.

Direct Address. The effective address of the operand is the location whose address is contained in the instruction. Depending on the instruction, the operand is either in the I/O or memory address space. Sixteen bits of direct address is the norm, but the DDIR IB and DDIR IW decoder directives allow 24-bit and 32-bit direct addresses, respectively.

Indexed. The effective address of the operand is the location computed by adding the two's-complement signed displacement contained in the instruction to the contents of the IX or IY register. Eight bits of index is the norm, but the DDIR IB and DDIR IW decoder directives allow 16-bit and 24-bit indexes, respectively.

Program Counter Relative. An 8-, 16- or 24-bit displacement contained in the instruction is added to the Program Counter to generate the effective address. This mode is available only for Jump and Call instructions.

Stack Pointer Relative. The effective address of the operand is the location computed by adding the two's-complement signed displacement contained in the instruction to the contents of the Stack Pointer. Eight bits of index is the norm, but the DDIR IB and DDIR IW decoder directives allow 16- and 24-bit indexes, respectively.

INSTRUCTION SET

The Z380 CPU's instruction set is a superset of the Z80 CPU's; the Z380 CPU is opcode compatible with the Z80 CPU. Thus a Z80 program can be executed on a Z380 MPU without modification. The instruction set is divided into seventeen groups by function:

The instructions are divided into the following categories.

- 8-bit load group
- 16/32 bit load group
- Push/Pop group
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General purpose arithmetic and CPU control
- Decoder Directive Instructions
- 16/32 bit arithmetic operations
- Multiply/Divide Instruction group
- 8-bit Rotates and shifts
- 16-bit Rotates and shifts
- 8-bit bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- 8-bit input and output operations for External I/O address space
- 8-bit input and output operations for Internal I/O address space
- 16-bit input and output operations

Instruction set

The following is a summary of the Z380 instruction set which shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instructions.

Note that mnemonic and object code assignment for newly added instructions (instructions in *Italic face*) are preliminary and subject to change without notice.

The Z380 Technical Manual (TBA) will contain significantly more details for programming use. A listing of the instruction

is follows, as well as encoding is included in Appendix 1 of this document.

Instruction set notation

Symbols. The following symbols are used to describe the instruction set.

n	An 8-bit constant
nn	A 16-bit constant
d	An 8-bit offset. (2's complement)
r	Any one of the CPU register A, B, C, D, E, H, L
s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
dd,qq,ss,tt,uu	Any 16-bit location for all the addressing modes allowed for the particular instruction.
xxh	MS Byte of the specified 16-bit location
xxl	LS Byte of the specified 16-bit location
SR	Select Register
XY	Index register (IX or IY)
XYz	Index Register Extend (IXz or IYz)
XYU	MS Byte of index register (IXU or IYU)
XYL	LS Byte of index register (IXL or IYL)
SP	Current Stack Pointer
(C)	I/O Port pointed by C register
cc	Condition Code
[]	Optional field
()	Indirect Address Pointer or Direct Address

Assignment of a value is indicated by the symbol " \leftarrow ". For example,

$\text{dst} \leftarrow \text{dst} + \text{src}$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation " $\text{dst}(b)$ " is used to refer bit " b " of a given location, " $\text{dst}(m-n)$ " is used to refer bit location m to n of the destination. For example,

HL(7) specifies bit 7 of the destination.
And
HL(23-16) specifies bit location 23 to 16 of the HL register.

Flags. The F register contains the following flags followed by symbols.

- S Sign flag
- Z Zero flag
- H Half carry flag
- P/V Parity/Overflow flag
- N Add/Subtract flag
- C Carry Flag
- \uparrow The flag is affected according to the result of the operation.
- The flag is unchanged by the operation.
- 0 The flag is reset to 0 by operation.
- 1 The flag is set to 1 by operation.
- V P/V flag affected according to the overflow result of the operation.
- P P/V flag affected according to the parity result of the operation.

Condition codes. The following symbols describe the condition codes.

- Z Zero*
- NZ Not Zero*
- C Carry*
- NC No carry*
- S Sign
- NS No Sign
- NV No overflow
- V Overflow
- PE Parity even
- PO Parity odd
- P Positive
- M Minus

*Abbreviated set

Field Encoding

The convention for opcode binary format is shown in the following Tables. For example, to get the opcode format on the instruction LD (IX+12h), C; first find out the entry for LD (XY+d),r. That entry has an opcode format of:

11 y11 101
01 110 r
 $\leftarrow d \rightarrow$

At the bottom of each Table (between Table and Notes), the binary format is the following:

r,r'	Reg	s	Regs	y	XY
000	B	000	B	0	IX
001	C	001	C	1	IY
010	D	010	D		
011	E	011	E		
100	H	100	IXU (x=0),IYU(x=1)		
101	L	101	IXL (x=0),IYL(x=1)		
111	A	111	A		

To form the opcode first look for the y field value for the IX register, which is 0. Then find r field value for the C register, which is 001. Replace the y and r fields with the value from the table; replace d value with the real number. The results are:

76	543	210	Hex
11	011	101	DD
01	110	001	71
00	010	010	12

8-BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes		
		S	Z	x	H	x	V	N	C	76					543	210
LD r,r'	$r \leftarrow r'$	•	•	x	•	x	•	•	•	01	r	r'	1	2		
LD r,n	$r \leftarrow n$	•	•	x	•	x	•	•	•	00	r	110	2	2		
LD XYU,n	$XYU \leftarrow n$	•	•	x	•	x	•	•	•	$\leftarrow n \rightarrow$			3	2		
										11	y11	101				
										00	100	110				
LD XYL,n	$XYL \leftarrow n$	•	•	x	•	x	•	•	•	$\leftarrow n \rightarrow$			3	2		
										11	y11	101				
										00	101	110				
LD r,(HL)	$r \leftarrow (HL)$	•	•	x	•	x	•	•	•	$\leftarrow n \rightarrow$			1	2+r		
										01	r	110				
										11	y11	101				
LD r,(XY+d)	$r \leftarrow (XY+d)$	•	•	x	•	x	•	•	•	01	r	110	3	4+r	I	
LD (HL),r	$(HL) \leftarrow r$	•	•	x	•	x	•	•	•	$\leftarrow d \rightarrow$			1	3+w		
										01	110	r				
										11	y11	101				
LD (XY+d),r	$(XY+d) \leftarrow r$	•	•	x	•	x	•	•	•	01	110	r	3	5+w	I	
LD (HL),n	$(HL) \leftarrow n$	•	•	x	•	x	•	•	•	$\leftarrow d \rightarrow$			2	3+w		
										00	110	110				
										$\leftarrow n \rightarrow$						
LD (XY+d),n	$(XY+d) \leftarrow n$	•	•	x	•	x	•	•	•	11	y11	101	4	5+w	I	
										00	110	110				
										$\leftarrow d \rightarrow$						
LD A,(BC)	$A \leftarrow (BC)$	•	•	x	•	x	•	•	•	$\leftarrow n \rightarrow$			1	2+r		
										00	001	010				
										00	011	010				
LD A,(DE)	$A \leftarrow (DE)$	•	•	x	•	x	•	•	•	00	011	010	1A	1	2+r	
LD A,(nn)	$A \leftarrow (nn)$	•	•	x	•	x	•	•	•	00	111	010	3A	3	3+r	I
LD (BC),A	$(BC) \leftarrow A$	•	•	x	•	x	•	•	•	$\leftarrow n \rightarrow$			1	3+w		
										$\leftarrow n \rightarrow$						
										00	000	010				
LD (DE),A	$(DE) \leftarrow A$	•	•	x	•	x	•	•	•	00	010	010	12	1	3+w	
LD (nn),A	$(nn) \leftarrow A$	•	•	x	•	x	•	•	•	00	110	010	32	3	4+w	I
										$\leftarrow n \rightarrow$						
										$\leftarrow n \rightarrow$						
										$\leftarrow n \rightarrow$						

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210		
<i>LD XYU,s</i>	$XYU \leftarrow s$	•	•	x	•	x	•	•	•	11	y11	101	2	2
										01	100	s		
<i>LD XYL,s</i>	$XYL \leftarrow s$	•	•	x	•	x	•	•	•	11	y11	101	2	2
										01	101	s		
<i>LD s,XYU</i>	$s \leftarrow XYU$	•	•	x	•	x	•	•	•	11	y11	101	2	2
										01	s	100		
<i>LD s,XYL</i>	$s \leftarrow XYL$	•	•	x	•	x	•	•	•	11	y11	101	2	2
										01	s	101		
LD A,I	$A \leftarrow I$	↑	↓	x	0	x	IEF	0	•	11	101	101	ED	2
										01	010	111	57	
LD A,R	$A \leftarrow R$	↑	↓	x	0	x	IEF	0	•	11	101	101	ED	2
										01	011	111	5F	
LD I,A	$I \leftarrow A$	•	•	x	•	x	•	•	•	11	101	101	ED	2
										01	000	111	47	
LD R,A	$R \leftarrow A$	•	•	x	•	x	•	•	•	11	101	101	ED	2
										01	001	111	4F	

r,r	Reg	s	Regs	y	XY
000	B	000	B	0	IX
001	C	001	C	1	IY
010	D	010	D		
011	E	011	E		
100	H	100	IXU (x=0),IYU(x=1)		
101	L	101	IXL (x=0),IYL(x=1)		
111	A	111	A		

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with underline are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

16/32 BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags S Z x H x	P/ V N C	Opcode 76 543 210	HEX	# of Bytes	Execute Time	Notes
LD dd,nn	dd ← nn	• • x • x • • •		00 dd0 001 ← n → ← n →		3	2	L1,I
LD XY,nn	XY ← nn	• • x • x • • •		11 y11 101 00 100 001 ← n → ← n →	21	4	2	L1,I
LD HL,(nn)	H ← (nn+1) L ← (nn)	• • x • x • • •		00 101 010 ← n → ← n →	2A	3	3+r	L1,I
LD dd,(nn)	ddh ← (nn+1) ddl ← (nn)	• • x • x • • •		11 101 101 01 dd1 011 ← n → ← n →	ED	4	3+r	L1,I
LD XY,(nn)	XYU ← (nn+1) XYL ← (nn)	• • x • x • • •		11 y11 101 00 101 010 ← n → ← n →	2A	4	3+r	L1,I
LD (nn),HL	(nn+1) ← H (nn) ← L	• • x • x • • •		00 100 010 ← n → ← n →	22	3	4+w	L1,I
LD (nn),dd	(nn+1) ← ddh (nn) ← ddl	• • x • x • • •		11 101 101 01 dd0 011 ← n → ← n →	ED	4	4+w	L1,I
LD (nn),XY	(nn+1) ← XYU (nn) ← XYL	• • x • x • • •		11 y11 101 00 100 010 ← n → ← n →	22	4	4+w	L1,I
LD W(pp),nn	(pp+1) ← nh (pp) ← nl	• • x • x • • •		11 101 101 00 pp0 110 ← n → ← n →	ED	4	3+w	L1,I
LD pp,(uu)	pph ← (uu+1) ppl ← (uu)	• • x • x • • •		11 011 101 00 pp1 1uu	DD	2	2+r	L1
LD (pp),uu	(pp+1) ← uuh (pp) ← uul	• • x • x • • •		11 111 101 00 pp1 1uu	FD	2	3+w	L1
LD SP,HL	SP ← HL	• • x • x • • •		11 111 001	F9	1	2	L1
LD SP,XY	SP ← XY	• • x • x • • •		11 y11 101 11 111 001	F9	2	2	L1
LD pp,UU	pp ← UU	• • x • x • • •		11 UU1 101 00 pp0 010		2	2	L1
LD XY,pp	XY ← pp	• • x • x • • •		11 y11 101 00 pp0 111		2	2	L1
LD IX,IY	IX ← IY	• • x • x • • •		11 011 101 00 100 111	DD 27	2	2	L1

Mnemonic	Symbolic Operation	Flags								Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	P/ V	N	C	76	543	210				
LD IY,IX	IX ← IX	•	•	x	•	x	•	•	•	11	111	101	FD 27	2	2	L1
LD pp,XY	pp ← XY	•	•	x	•	x	•	•	•	11	y11	101		2	2	L1
LD (pp),XY	(pp+1) ← XYU	•	•	x	•	x	•	•	•	11	y11	101		2	3+w	L1
	(pp) ← XYL									00	pp0	001				
LD XY,(pp)	XYU ← (pp+1)	•	•	x	•	x	•	•	•	11	y11	101		2	2+r	L1
	XYL ← (pp)									00	pp0	011				

16/32 BIT LOAD GROUP (Continued)

Mnemonic	Symbolic Operation	Flags				P/				Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210				
LD pp,(XY+d)	pph ← (XY+d)h	•	•	x	•	x	•	•	•	11	y11	101	CB	4	4+r	L1,l
	ppl ← (XY+d)l									11	001	011				
	← d →															
	00 pp0 011															
LD IX,(IY+d)	IXU ← (IY+d)h	•	•	x	•	x	•	•	•	11	111	101	FD	4	4+r	L1,l
	IXL ← (IY+d)l									11	001	011	CB			
	← d →															
	00 100 011															
LD IY,(IX+d)	IYU ← (IX+d)h	•	•	x	•	x	•	•	•	11	011	101	DD	4	4+r	L1,l
	IYL ← (IX+d)l									11	001	011	CB			
	← d →															
	00 100 011															
LD pp,(SP+d)	pph ← (SP+d)h	•	•	x	•	x	•	•	•	11	011	101	DD	4	4+r	L1,l
	ppl ← (SP+d)l									11	001	011	CB			
	← d →															
	00 100 011															
LD XY,(SP+d)	XYU ← (SP+d)h	•	•	x	•	x	•	•	•	00	pp0	001	CB	4	4+r	L1,l
	XYL ← (SP+d)l									11	y11	101				
	← d →															
	00 100 001															
LD (XY+d),pp	(XY+d)h ← pph	•	•	x	•	x	•	•	•	11	y11	101	CB	4	5+w	L1,l
	(XY+d)l ← ppl									11	001	011				
	← d →															
	00 pp1 011															
LD (IX+d),IY	(IX+d)h ← IYU	•	•	x	•	x	•	•	•	11	011	101	DD	4	5+w	L1,l
	(IX+d)l ← IYL									11	001	011	CB			
	← d →															
	00 101 011															
LD (IY+d),IX	(IY+d)h ← IXU	•	•	x	•	x	•	•	•	11	111	101	FD	4	5+w	L1,l
	(IY+d)l ← IXL									11	001	011	CB			
	← d →															
	00 101 011															

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210		
<i>LD (SP+d),pp</i>	(SP+d)h ← pph (SP+d)l ← ppl	•	•	x	•	x	•	•	•	11 011 101	DD	4	5+w	L1, I
										11 001 011	CB			
										← d →				
<i>LD (SP+d),XY</i>	(SP+d)h ← XYU (SP+d)l ← XYL	•	•	x	•	x	•	•	•	00 pp1 001		4	5+w	L1, I
										11 y11 101				
										11 001 011	CB			
										← d →				
<i>LD [W] I,HL</i>	I ← HL	•	•	x	•	x	•	•	•	00 101 001	29			
										11 011 101	DD	2	2	L1
										01 000 111	47			
<i>LD [W] HL,I</i>	HL ← I	•	•	x	•	x	•	•	•	11 011 101	DD	2	2	L1
										01 010 111	57			

<u>dd</u>	Pair	<u>qq</u>	Pair	<u>pp uu</u>	Pair	<u>y</u>	XY
00	BC	00	BC	00	BC	0	IX
01	DE	01	DE	01	DE	1	IY
10	HL	10	HL	11	HL		
11	SP	11	AF				

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDiR Immediate instructions.

L1: In Long Word mode, this instruction loads in 32 bits; dst(31-0) ← src(31-0)

PUSH/POP INSTRUCTIONS

Mnemonic	Symbolic Operation	Flags				P/				Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210				
PUSH qq	(SP-2) ← qq _l (SP-1) ← qq _h SP ← SP-2	•	•	x	•	x	•	•	•	11	qq0	101		1	3+w	N, L2, L4
PUSH XY	(SP-2) ← XY _L (SP-1) ← XY _U SP ← SP-2	•	•	x	•	x	•	•	•	11	y11	101		2	3+w	N, L2
PUSH nn	(SP-2) ← nn _l (SP-1) ← nn _h SP ← SP-2	•	•	x	•	x	•	•	•	11	111	101	FD	4	3+w	N, L4, L
										11	110	101	F5			
PUSH SR	(SP-2) ← SR(7-0) (SP-1) ← SR(15-8) SP ← SP-2	•	•	x	•	x	•	•	•	← n →						
										← n →						
		•	•	x	•	x	•	•	•	11	101	101	ED	2	3+w	N, L2
										11	000	101	C5			
POP qq	qq _h ← (SP+1) qq _l ← (SP) SP ← SP+2	•	•	x	•	x	•	•	•	11	qq0	001		1	2+r	N, L3, L5
POP XY	XY _U ← (SP+1) XY _L ← (SP) SP ← SP+2	•	•	x	•	x	•	•	•	11	y11	101		2	1+r	N, L3
POP SR	SR(6-0) ← (SP) SR(15-8) ← (SP+1) SR(23-16) ← (SP+1) SR(31-24) ← (SP+1) SP ← SP+2	•	•	x	•	x	•	•	•	11	101	101	ED	2	3+r	N, L6
										11	000	001	C1			

qq	Pair	y	XY
00	BC	0	IX
01	DE	1	IY
10	HL		
11	AF		

Notes:

Instructions in **italic** face are Z380 new instructions, instructions with underline are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

L2: In Long Word mode, this instruction PUSHes the register's extended portion (register with "z" suffix) before pushing the contents of the register to the stack.

L3: In Long Word mode, this instruction POPs the register's extended portion (register with "z" suffix) after popping the contents of the register to the stack.

L4: In Long Word mode, PUSH AF and PUSH nn instructions push 0000h onto stack in the place of the extended register portion.

L5: In Long Word mode, POP AF instruction increments SP by two after POPing 1 word of data from stack.

L6: In Long Word mode, this instruction POPs one more word from stack and loads into SR(31-16), instead of duplicating (SP+1) location into SR(31-16).

N: In Native mode, this instruction uses addresses modulo 65536.

(10): In case of AF register pair, execute time is one clock less.

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes		
		S	Z	x	H	x	V	N	C	76					543	210
EX AF, AF'	SR(0) ← NOT SR(0)	↑	↑	x	↑	x	↑	↑	↑	00	001	000	08	1	3	
EX DE,HL	DE(15-0) ↔ HL(15-0)	•	•	x	•	x	•	•	•	11	101	011	EB	1	3	L7
EX BC,DE	BC(15-0) ↔ DE(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	2	3	L7
										00	000	101	05			
EX BC,HL	BC(15-0) ↔ HL(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	2	3	L7
										00	001	101	0D			
EXX	SR(8) ← NOT SR(8)	•	•	x	•	x	•	•	•	11	011	001	D9	1	3	
EX (SP),HL	H ↔ (SP+1)	•	•	x	•	x	•	•	•	11	100	011	E3	1	3+r+w	N,L7
	L ↔ (SP)															
EX (SP),XY	XYU ↔ (SP+1)	•	•	x	•	x	•	•	•	11	y11	101		2	3+r+w	N,L7
	XYL ↔ (SP)									11	100	011	E3			
EX A,r	A ↔ r	•	•	x	•	x	•	•	•	11	101	101	ED	2	3	
										00	r	111				
EX A,(HL)	A ↔ (HL)	•	•	x	•	x	•	•	•	11	101	101	ED	2	3+r+w	
										00	110	111	37			
EX r,r'	r ↔ r'	•	•	x	•	x	•	•	•	11	001	011	CB	2	3	
										00	110	r				
EX pp,pp'	pp(15-0) ↔ pp'(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	3	3	L7
										11	001	011	CB			
										00	110	Opp				
EX XY,XY'	XY(15-0) ↔ XY'(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	3	3	L7
										11	001	011	CB			
										00	110	10y				
EX pp,XY	pp(15-0) ↔ XY(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	2	3	L7
										00	ppy	011				
EX IX,IY	IX(15-0) ↔ IY(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	2	3	L7
										00	101	011	2B			
EXALL	SR(24) ← NOT SR(24)	•	•	x	•	x	•	•	•	11	101	101	ED	2	3	
	SR(16) ← NOT SR(16)									11	011	001	D9			
	SR(8) ← NOT SR(8)															
EXXX	SR(16) ← NOT SR(16)	•	•	x	•	x	•	•	•	11	011	101	DD	2	3	
										11	011	001	D9			
EXXY	SR(24) ← NOT SR(24)	•	•	x	•	x	•	•	•	11	111	101	FD	2	3	
										11	011	001	D9			
SWAP pp	pp(31-16) ↔ pp(15-0)	•	•	x	•	x	•	•	•	11	101	101	ED	2	2	
										00	pp1	110				
SWAP XY	XY(31-16) ↔ XY(15-0)	•	•	x	•	x	•	•	•	11	y11	101		2	2	
										00	111	110	3E			
LDI	(DE) ← (HL)	•	•	x	0	x	V	0	•	11	111	101	FD	2	3+r+w	N
	DE ← DE+1						(1)			10	100	000	A0			
	HL ← HL+1															
LDIR	BC(15-0) ← BC(15-0)-1	•	•	x	0	x	0	0	•	11	101	101	ED	2	(3+r+w)n	N
	(DE) ← (HL)						(2)			10	110	000	B0			
	DE ← DE+1															
	HL ← HL+1															
	BC(15-0) ← BC(15-0)-1															
	Repeat until BC=0															
LDD	(DE) ← (HL)	•	•	x	0	x	V	0	•	11	101	101	ED	2	3+r+w	N
	DE ← DE-1						(1)			10	101	000	A8			
	HL ← HL-1															
	BC(15-0) ← BC(15-0)-1															

EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS (Continued)

Mnemonic	Symbolic Operation	Flags				P/				Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210				
LDDR	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC(15-0) ← BC(15-0)-1 Repeat until BC=0	•	•	x	0	x	0	0	•	11	101	101	ED	2	(3+r+w)n	N
							(2)			10	111	000	B8			
CPI	A-(HL) HL ← HL+1 BC(15-0) ← BC(15-0)-1	↑	↑	x	↑	x	V	1	•	11	101	101	ED	2	3+r	N
		(3)					(1)			10	100	001	A1			
CPIR	A-(HL) HL ← HL+1 BC(15-0) ← BC(15-0)-1	↑	↑	x	↑	x	0	1	•	11	101	101	ED	2	(3+r)n	N
		(3)					(2)			10	110	001	B1			
CPD	A-(HL) HL ← HL-1 BC(15-0) ← BC(15-0)-1 Repeat until A=(HL) or BC=0	↑	↑	x	↑	x	V	1	•	11	101	101	ED	2	3+r	N
		(3)					(1)			10	101	001	A9			
CPDR	A-(HL) HL ← HL-1 BC(15-0) ← BC(15-0)-1	↑	↑	x	↑	x	0	1	•	11	101	101	ED	2	(3+r)n	N
		(3)					(2)			10	111	001	B9			
LDIW	(DE) ← (HL) (DE+1) ← (HL+1) DE ← DE+2 HL ← HL+2 BC(15-0) ← BC(15-0)-2	•	•	x	0	x	V	0	•	11	101	101	ED	2	(3+r+w)n	N,L8(4)
							(1)			11	100	000	E0			
LDIRW	(DE) ← (HL) (DE+1) ← (HL+1) DE ← DE+2 HL ← HL+2 BC(15-0) ← BC(15-0)-2 Repeat until BC=0	•	•	x	0	x	0	0	•	11	101	101	ED	2	(3+r+w)n	N,L8(4)
							(2)			11	110	000	F0			

Mnemonic	Symbolic Operation	Flags					P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210				
<i>LDDW</i>	(DE) ← (HL)	•	•	x	0	x	V	0	•	11	101	101	ED	1	3+r+w	N,L8(4)
	(DE+1) ← (HL+1)						(1)			11	101	000	E8			
	DE ← DE-2															
	HL ← HL-2															
<i>LDDRW</i>	BC(15-0) ← BC(15-0)-2													1	(3+r+w)n	N,L8(4)
	(DE) ← (HL)	•	•	x	0	x	0	0	•	11	101	101	ED			
	(DE+1) ← (HL+1)						(2)			11	111	000	F8			
	DE ← DE-2															
	HL ← HL-2															
	BC(15-0) ← BC(15-0)-2															
	Repeat until BC=0															

r	Reg	pp	Regs	y	XY
000	B	00	BC	0	IX
001	C	00	DE	1	IY
010	D	11	HL		
011	E				
100	H				
101	L				
111	A				

Notes:

Instructions in ***Italic face*** are Z380 new instructions, instructions with **underline** are Z180 original instructions.

L7: In Long Word mode, this instruction exchanges in 32-bits;
src(31-0) ↔ dst(31-0)

L8: In Long Word mode, this instruction transfers in 2 words and BC modified by 4 instead of 2

N: In Native mode, this instruction uses addresses modulo 65536.

(1): P/V flag is 0 if the result of BC-1≠0, otherwise P/V=1.

(2): P/V flag is 0 only at completion of instruction.

(3): Z Flag is 1 if A=(HL), otherwise Z=0

(4): Source, Destination address, count value must be even numbers.

8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	Flags		P/		Opcode			HEX	# of Bytes	Execute Time	Notes	
		S	Z	x	H	x	V	N					C
ADD A,r	$A \leftarrow A + r$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	10 (000) r	1	2	
ADD A,n	$A \leftarrow A + n$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	11 (000) 110 $\leftarrow n \rightarrow$	2	2	
ADD A,(HL)	$A \leftarrow A + (HL)$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	10 (000) 110	1	2+r	
ADD A,(XY+d)	$A \leftarrow A + (XY + d)$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	11 y11 101 10 (000) 110 $\leftarrow d \rightarrow$	3	4+r	I
ADD A,XYU	$A \leftarrow A + XYU$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	11 y11 101 10 (000) 100	2	2	
ADD A,XYL	$A \leftarrow A + XYL$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	11 y11 101 10 (000) 101	2	2	
ADC A,s	$A \leftarrow A + s + CY$	\uparrow	\uparrow	x	\uparrow	x	V	0	\uparrow	(001)			
SUB s	$A \leftarrow A - s$	\uparrow	\uparrow	x	\uparrow	x	V	1	\uparrow	(010)			
SBC A,s	$A \leftarrow A - s - CY$	\uparrow	\uparrow	x	\uparrow	x	V	1	\uparrow	(011)			
AND s	$A \leftarrow A \text{ AND } s$	\uparrow	\uparrow	x	1	x	P	0	0	(100)			
OR s	$A \leftarrow A \text{ OR } s$	\uparrow	\uparrow	x	0	x	P	0	0	(110)			
XOR s	$A \leftarrow A \text{ XOR } s$	\uparrow	\uparrow	x	0	x	P	0	0	(101)			
CP s	$A - s$	\uparrow	\uparrow	x	\uparrow	x	V	1	\uparrow	(111)			
s is any of r, n, XYU, XYL, (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the (000) in the ADD set above.													
INCr	$r \leftarrow r + 1$	\uparrow	\uparrow	x	\uparrow	x	V	0	•	00 r (100)	1	2/3	(5)
INC (HL)	$(HL) \leftarrow (HL) + 1$	\uparrow	\uparrow	x	\uparrow	x	V	0	•	00 110 (100)	1	2+r+w	
INC (XY+d)	$(XY + d) \leftarrow (XY + d) + 1$	\uparrow	\uparrow	x	\uparrow	x	V	0	•	11 y11 101 00 110 (100) $\leftarrow d \rightarrow$	3	4+r+w	I
INC XYU	$XYU \leftarrow XYU + 1$	\uparrow	\uparrow	x	\uparrow	x	V	0	•	11 y11 101 00 100 (100)	2	2	
INC XYL	$XYL \leftarrow XYL + 1$	\uparrow	\uparrow	x	\uparrow	x	V	0	•	11 y11 101 00 101 (100)	2	2	
DEC m	$m \leftarrow m - 1$	\uparrow	\uparrow	x	\uparrow	x	V	1	•	(101)			
m is any of r, XYU, XYL, (HL), (IX+d), (IY+d) as shown for INC instructions. The indicated bits replace (100) with (101) in operand.													

Mnemonic	Symbolic Operation	Flags						P/ N C	Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V		76	543	210				
<u>IST</u> <u>r</u>	A AND r	↓	↓	x	1	x	P	0 0	11	101	101	ED	2	2	
									00	r	100				
<u>IST</u> <u>n</u>	A AND n	↓	↓	x	1	x	P	0 0	11	101	101	ED	3	2	
									01	100	100	64			
									← n →						
<u>IST</u> <u>(HL)</u>	A AND (HL)	↓	↓	x	1	x	P	0 0	11	101	101	ED	2	2+r	
									00	110	100	34			

r	Reg	y	XY
000	B	0	IX
001	C	1	IY
010	D		
011	E		
100	H		
101	L		
111	A		

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

(5): Two cycles to execute for Accumulator, three cycles to execute for any other registers.

Mnemonic	Symbolic Operation	Flags				P/				Opcode				# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210	HEX			
<i>LDCTL SR,HL</i>	SR(15-8) ← HL(15-8) SR(0) ← HL(0) 1t (LW) SR(31-16) ← HL(31-16) LSE SR(21-24) ← HL(15-8) SR(23-16) ← HL(15-8)	•	•	x	•	x	•	•	•	11	101	101	ED	2	4	L1
										11	001	000	C8			
<i>LDCTL A,v</i>	v ← A	•	•	x	•	x	•	•	•	11	vv1	101		2	2	
										11	010	000	D0			
<i>LDCTL v,A</i>	A ← v	•	•	x	•	x	•	•	•	11	vv1	101		2	4	
										11	011	000	D8			
<i>LDCTL v,n</i>	v ← n	•	•	x	•	x	•	•	•	11	vv1	101		3	4	
										11	011	010	DA			
										← n →						
<i>SETC LCK</i>	SR(1) ← 1 Set Lock mode	•	•	x	•	x	•	•	•	11	101	101	ED	2	4	
										11	110	111	F7			
<i>SETC LW</i>	SR(6) ← 1 Set Long word mode	•	•	x	•	x	•	•	•	11	011	101	DD	2	4	
										11	110	111	F7			
<i>SETC XM</i>	SR(7) ← 1 Set Extend mode	•	•	x	•	x	•	•	•	11	111	101	FD	2	4	
										11	110	111	F7			
<i>RESC LCK</i>	SR(1) ← 0 Reset Lock mode	•	•	x	•	x	•	•	•	11	101	101	ED	2	4	
										11	111	111	FF			
<i>RESC LW</i>	SR(6) ← 0 Reset Long word mode	•	•	x	•	x	•	•	•	11	011	101	DD	2	4	
										11	111	111	FF			
<i>BTEST</i>	Bank Test S ← SR(16) Z ← SR(24) V ← SR(0) C ← SR(8)	‡	‡	x	•	x	‡	•	‡	11	101	01	ED	2	2	
										11	001	111	CF			
<i>MTEST</i>	Mode test S ← SR(7) Z ← SR(6) C ← SR(1)	‡	‡	x	•	x	•	•	‡	11	011	101	DD	2	2	
										11	001	111	CF			

vv Control Regs

01	XSR
10	DSR
11	YSR

Notes:

Instructions in ***Italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

L1: In Long Word mode, this instruction loads in 32 bits; dst(31-0) ← src(31-0)

L9: In Long Word mode, this instruction operates in 32-bits; If A(7)=0 then HL(31-16)=0000h else FFFFh

⊗: Converts accumulator content into packed BCD following add or subtract with packed BCD operands.

#: Interrupts are not sampled at the end of Ei and Di.

DECODER DIRECTIVE INSTRUCTIONS

Mnemonic	Operation	Opcode			HEX	# of Execute		Notes
		76	543	210		Bytes	Time	
DDIR W	Operate following inst in word mode.	11	011	101	DD	+2	0	
		11	000	000	C0			
DDIR IB,W	Operate following inst in word mode.	11	011	101	DD	+3	0	
	Fetching additional byte data.	11	000	001	C1			
DDIR IW,W	Operate following inst in word mode.	11	011	101	DD	+4	0	
	Fetching additional word data.	11	000	010	C2			
DDIR IB	Fetch additional byte data.	11	011	101	DD	+3	0	
		11	000	011	C3			
DDIR LW	Operate following inst in Long Word mode.	11	111	101	FD	+2	0	
		11	000	000	C0			
DDIR IB,LW	Operate following inst in Long Word mode.	11	111	101	FD	+3	0	
	Fetching additional byte data.	11	000	001	C1			
DDIR IW,LW	Operate following inst in word mode.	11	111	101	FD	+4	0	
	Fetching additional word data.	11	000	010	C2			
DDIR IW	Fetch additional word data.	11	111	101	FD	+4	0	
		11	000	011	C3			

16/32 BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	Flags		P/			Opcode			# of Execute		Notes				
		S	Z	x	H	V	N	C	76	543	210		HEX	Bytes	Time	
ADD HL,dd	HL ← HL+ dd	•	•	x	↑	x	•	0	↑	00	dd1	001		1	2	X1
ADC HL, dd	HL ← HL+ dd + CY	↑	↑	x	↑	x	V	0	↑	11	101	101	ED	2	2	
										01	dd1	010				
SBC HL,dd	HL ← HL - dd - CY	↑	↑	x	↑	x	V	1	↑	11	101	101	ED	2	2	
										01	dd0	010				
ADD XY,qq	XY ← XY + qq	•	•	x	↑	x	•	0	↑	11	y11	101		2	2	X1
										00	qq1	001				
ADD XY,XY	XY ← XY + XY	•	•	x	↑	x	•	0	↑	11	y11	101		2	2	X1
										00	101	001	29			
INC[W] dd	dd ← dd + 1	•	•	x	•	x	•	•	•	00	dd0	011		1	2	X1
INC[W] XY	XY ← XY + 1	•	•	x	•	x	•	•	•	11	y11	101		2	2	X1
										00	100	011	23			
DEC[W] dd	dd ← dd - 1	•	•	x	•	x	•	•	•	00	dd1	011		1	2	X1
DEC[W] XY	XY ← XY - 1	•	•	x	•	x	•	•	•	11	y11	101		2	2	X1
										00	101	011	2B			
ADD SP,nn	SP ← SP + nn	•	•	x	↑	x	•	0	↑	11	101	101	ED	4	2	X1, I
										10	000	010	82			
										← n →						
										← n →						
SUB SP,nn	SP ← SP - nn	•	•	x	↑	x	•	1	↑	11	101	101	ED	4	2	X1, I
										10	010	010	92			
										← n →						
										← n →						
ADDW [HL,]pp	HL← HL + pp	↑	↑	x	↑	x	V	0	↑	11	101	101	ED	2	2	
										10	(000)	1pp				

Mnemonic	Symbolic Operation	Flags			P/ V N C	Opcode			# of HEX Bytes	Execute Time	Notes
		S	Z	x	H	76	543	210			
<i>ADDW [HL,],nn</i>	HL ← HL + nn	↓	↓	x	↓	x	V	0	↓	11 101 101 10 (000) 110 ← n → ← n →	ED 4 2 I
<i>ADDW [HL,],XY</i>	HL ← HL + XY	↓	↓	x	↓	x	V	0	↓	11 y11 101 10 (000) 111	87 2 2 I
<i>ADDW [HL,](XY+d)</i>	HL ← HL + (XY + d)	↓	↓	x	↓	x	V	0	↓	11 y11 101 11 (000) 110	C6 4 4+r I
<i>ADCW [HL,],uu</i>	HL ← HL + uu + CY	↓	↓	x	↓	x	V	0	↓	(001)	
<i>SUBW [HL,],uu</i>	HL ← HL - uu	↓	↓	x	↓	x	V	1	↓	(010)	
<i>SBCW [HL,],uu</i>	HL ← HL - uu - CY	↓	↓	x	↓	x	V	1	↓	(011)	
<i>ANDW [HL,],uu</i>	HL ← HL AND uu	↓	↓	x	1	x	P	0	0	(100)	
<i>ORW [HL,],uu</i>	HL ← HL OR uu	↓	↓	x	0	x	P	0	0	(110)	
<i>XORW [HL,],uu</i>	HL ← HL XOR uu	↓	↓	x	0	x	P	0	0	(101)	
<i>CPW [HL,],uu</i>	HL - uu	↓	↓	x	↓	x	V	1	↓	(111)	
<i>ADD HL, (nn)</i>	HL ← HL + (nn)	•	•	x	↓	x	•	0	↓	11 101 101 11 010 110 ← n → ← n →	ED 4 2+r I, X1 C6
<i>SUB HL, (nn)</i>	HL ← HL - (nn)	•	•	x	↓	x	•	0	↓	11 101 101 11 010 110 ← n → ← n →	ED 4 2+r I, X1 D6

uu is any of rr, nn, t, (IX+d), (IY+d) as shown for ADDW instruction. The indicated bits replace the (000) is the ADD set above.

dd	Pair	pp	Pair	qq	Pair	y	XY
00	BC	00	BC	00	BC	0	IX
01	DE	01	DE	01	DE	1	IY
10	HL	11	HL	11	SP		
11	SP						

Notes:
 nstructions in ***italic*** face are Z380 new instructions, instructions with underline are Z180 original instructions.
 : This instruction may be used with DDIR Immediate instructions.
 <1: In Extend mode, this instruction operates in 32-bits;
 src(31-0) ← src(31-0) opr dst(31-0)

MULTIPLE/DIVIDE INSTRUCTION GROUP

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210		
MULT dd	dd ← ddH * ddL	•	•	x	•	x	•	•	•	11 101 101	ED	2	7	
MULTW [HL,]pp	HL(31-0)	↑	↑	x	•	x	0	•	↑	11 101 101	ED	3	10	
	← HL(15-0) * pp(15-0)									11 001 011	CB			
										10 (010) 0pp				
MULTW [HL,]XY	HL(31-0)	↑	↑	x	•	x	0	•	↑	11 101 101	ED	3	10	
	← HL(15-0) * XY(15-0)									11 001 011	CB			
										10 (010) 10y				
MULTW [HL,]nn	HL(31-0)	↑	↑	x	•	x	0	•	↑	11 101 101	ED	5	10	I
	← HL(15-0) * nn									11 001 011	CB			
										10 (010) 111	97			
										← n →				
MULTW (XY+d)	HL(31-0)	↑	↑	x	•	x	0	•	↑	11 y11 101		4	12+r	I
	← HL(15-0) * (XY+d)									11 001 011	CB			
										← d →				
										10 (010) 010	92			
MULTWU uu	HL(31-0)	↑	↑	x	•	x	0	•	↑	(011)				
	← HL(15-0) * uu													

MULTWU uu instructions, uu is any of pp, nn, XY, (nn), (XY+d) as shown for MULTW instruction with replacing (010) by (011). Execute time is time required for MULTW with one more clock.

Mnemonic	Symbolic Operation	Flags				P/				Opcode			HEX	# of Bytes	Execute	
		S	Z	x	H	x	V	N	C	76	543	210			Time	Notes
<i>DIVUW [HL,]pp</i>	HL(15-0) ← HL(31-0)/pp HL(31-16) ← remainder	0	↑	x	•	x	V	•	•	11	101	101	ED	3	20	I
										11	001	011	CB			
										10	111	0pp				
										← d →						
<i>DIVUW [HL,]XY</i>	HL(15-0) ← HL(31-0)/XY HL(31-16) ← remainder	0	↑	x	•	x	V	•	•	11	101	101	ED	3	20	
										11	001	011	CB			
										10	111	10y				
<i>DIVUW [HL,]nn</i>	HL(15-0) ← HL(31-0)/nn HL(31-16) ← remainder	0	↑	x	•	x	V	•	•	11	101	101	ED	5	20	
										11	001	011	CB			
										10	111	111	BF			
										← n →						
										← n →						
<i>DIVUW [HL,](XY+d)</i>	HL(15-0) ← HL(31-0)/(XY+d) HL(31-16) ← remainder	0	↑	x	•	x	V	•	•	11	y11	101		4	22+r	I
										11	001	011	CB			
										← d →						
										10	111	010	BA			

r	Reg	pp	Regs	y	XY	dd	Regs
000	B	00	BC	0	IX	00	BC
001	C	00	DE	1	IY	01	DE
010	D	11	HL			10	HL
011	E					11	SP
100	H						
101	L						
111	A						

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

8-BIT ROTATE AND SHIFT GROUP

Mnemonic	Symbolic Operation	Flags			P/ V N C	Opcode				# of Bytes	Execute	
		S	Z	x		76	543	210	HEX		Time	Notes
RLCA	Rotate Left Circular Accumulator	•	•	x	0 x	•	0	↓	00 000 111	07	1	2
RLA	Rotate Left Accumulator	•	•	x	0 x	•	0	↓	00 010 111	17	1	2
RRCA	Rotate Right Circular Accumulator	•	•	x	0 x	•	0	↓	00 001 111	0F	1	2
RRA	Rotate Right Accumulator	•	•	x	0 x	•	0	↓	00 011 111	1F	1	2
RLC r	Rotate Left Circular register r	↑	↓	x	0 x	P	0	↓	11 001 011 00 (000) r	CB	2	2
RLC (HL)	Rotate Left Circular	↑	↓	x	0 x	P	0	↓	11 001 011 00 (000) 110	CB 06	2	2+r
RLC (XY+d)	Rotate Left Circular	↑	↓	x	0 x	P	0	↓	11 y11 101 11 001 011 ← d → 00 (000) 110	CB	4	4+r I
RL m	Rotate Left	↑	↓	x	0 x	P	0	↓	(010)			
RRC m	Rotate Right Circular	↑	↓	x	0 x	P	0	↓	(001)			
RR m	Rotate Right	↑	↓	x	0 x	P	0	↓	(011)			
SLA m	Shift Left Arithmetic	↑	↓	x	0 x	P	0	↓	(100)			
SRA m	Shift Right Arithmetic	↑	↓	x	0 x	P	0	↓	(101)			
SRL m	Shift Right Logical	0	↓	x	0 x	P	0	↓	(111)			
Above instruction's format and states are as shown for RLC's. To form new opcode replace (000) of RLCs with shown code.												
RLD	Rotate Left Digit between the accumulator and location (HL)	↑	↓	x	0 x	P	0	•	11 101 101 01 101 111	ED 6F	2	3+r (6)
RRD	Rotate Right Digit between the accumulator and location (HL)	↑	↓	x	0 x	P	0	•	11 101 101 01 100 111	ED 67	2	3+r (6)

r	Reg	pp	Regs	y	XY
000	B	00	BC	0	IX
001	C	00	DE	1	IY
010	D	11	HL		
011	E				
100	H				
101	L				
111	A				

Notes:
Instructions in *Italic* face are Z380 new instructions, instructions with underline are Z180 original instructions.
(1): This instruction may be used with DDIR Immediate instructions.
(6): The contents of the upper half of the accumulator is unaffected.

16/32 BIT ROTATE AND SHIFT GROUP

Mnemonic	Symbolic Operation	Flags				P/ V N C	Opcode			# of Bytes	Execute Time	Notes
		S	Z	x	H		76	543	210			
<i>RLCW pp</i>	Rotate Left Circular	↓	↓	x	0	x	P	0	↓	11 101 101 11 001 011 00 (000) 0pp	ED CB	3 2
<i>RLCW XY</i>	Rotate Left Circular	↓	↓	x	0	x	P	0	↓	11 101 101 11 001 011 00 (000) 10y	ED CB	3 2
<i>RLCW (HL)</i>	Rotate Left Circular	↓	↓	x	0	x	P	0	↓	11 101 101 11 001 011 00 (000) 010	ED CB	3 2+r
<i>RLCW (XY+d)</i>	Rotate Left Circular	↓	↓	x	0	x	P	0	↓	11 y11 101 11 001 011 ← d → 00 (000) 010	CB	4 4+r I
<i>RLW m</i>	Rotate Left	↓	↓	x	0	x	P	0	↓	(010)		
<i>RRCW m</i>	Rotate Right Circular	↓	↓	x	0	x	P	0	↓	(001)		
<i>RRW m</i>	Rotate Right	↓	↓	x	0	x	P	0	↓	(011)		
<i>SLAW m</i>	Shift Left Arithmetic	↓	↓	x	0	x	P	0	↓	(100)		
<i>SRAW m</i>	Shift Right Arithmetic	↓	↓	x	0	x	P	0	↓	(101)		
<i>SRLW m</i>	Shift Right Logical	0	↓	x	0	x	P	0	↓	(111)		

Instruction format and states are as shown for RLCW. To form new opcode replace (000) or RLCW with shown code.

pp	Regs	y	XY
00	BC	0	IX
00	DE	1	IY
11	HL		

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

8-BIT BIT SET, RESET, AND TEST GROUP

Mnemonic	Symbolic Operation	Flags S Z x H x V N C	P/ V N C	Opcode 76 543 210	HEX	# of Bytes	Execute Time	Notes
BIT b,r	$Z \leftarrow rb$	• \uparrow x 1 x • 0 •	• 0 •	11 001 011 01 b r	CB	2		
BIT b,(HL)	$Z \leftarrow (HL)b$	• \uparrow x 1 x • 0 •	• 0 •	11 001 011 01 b 110	CB	2		
BIT b,(XY+d)	$Z \leftarrow (XY+d)b$	• \uparrow x 1 x • 0 •	• 0 •	11 y11 101 11 001 011 $\leftarrow d \rightarrow$ 01 b 110	CB	4	1	
SET b,r	$rb \leftarrow 1$	• • x • x • • •	• • •	11 001 011 (11) b r	CB	2		
SET b,(HL)	$(HL)b \leftarrow 1$	• • x • x • • •	• • •	11 001 011 (11) b 110	CB	2		
SET b,(XY+d)	$(XY+d)b \leftarrow 1$	• • x • x • • •	• • •	11 y11 101 11 001 011 $\leftarrow d \rightarrow$ (11) b 110 (10)	CB	4	1	
RES b,m	$mb \leftarrow 0$							

To form new opcode replace (11) of SET b,s with (10). s is any of r,(HL), (XY+d).
The notation mb indicates location m, bit b(0~7)

r	Reg	y	XY
000	B	0	IX
001	C	1	IY
010	D		
011	E		
100	H		
101	L		
111	A		

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

! : This instruction may be operate with DDIR Immediate instructions.

JUMP GROUP

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Execute		Notes
		S	Z	x	H	x	V	N	C	76 543 210		Bytes	Time	
JP nn	PC(15-0) ← nn	•	•	x	•	x	•	•	•	11 000 011 ← n → ← n →	C3	3	2	X2, 1
JP (HL)	PC(15-0) ← HL(15-0)	•	•	x	•	x	•	•	•	11 101 001	E9	1	2	X2
JP (XY)	PC(15-0) ← XY(15-0)	•	•	x	•	x	•	•	•	11 y11 101 11 101 001	E9	2	2	X2
JP cc,nn	If condition cc is true then PC ← nn otherwise continue	•	•	x	•	x	•	•	•	11 cc 010 ← n → ← n →		3	2	X2, 1
JR e	PC ← PC + e	•	•	x	•	x	•	•	•	00 011 000 ← e-2 →	18	2	2	N, (7)
JR C,e	If C=0 continue If C=1, PC ← PC + e	•	•	x	•	x	•	•	•	00 111 000 ← e-2 →	38	2	2	N, (7)
JR NC,e	If C=1 continue If C=0, PC ← PC + e	•	•	x	•	x	•	•	•	00 110 000 ← e-2 →	30	2	2	N, (7)
JR Z,e	If Z=0 continue If Z=1, PC ← PC + e	•	•	x	•	x	•	•	•	00 101 000 ← e-2 →	28	2	2	N, (7)
JR NZ,e	If Z=1 continue If Z=0, PC ← PC + e	•	•	x	•	x	•	•	•	00 100 000 ← e-2 →	20	2	2	N, (7)
JR ee	PC ← PC + ee	•	•	x	•	x	•	•	•	11 011 101 00 011 000 ← (ee-4)L → ← (ee-4)H →	DD 18	4	2	N, (8)
JR C,ee	If C=0 continue If C=1, PC ← PC + ee	•	•	x	•	x	•	•	•	11 011 101 00 111 000 ← (ee-4)L → ← (ee-4)H →	DD 38	4	2	N, (8)
JR NC,ee	If C=1 continue If C=0, PC ← PC + ee	•	•	x	•	x	•	•	•	11 011 101 00 110 000 ← (ee-4)L → ← (ee-4)H →	DD 30	4	2	N, (8)
JR Z,ee	If Z=0 continue If Z=1, PC ← PC + ee	•	•	x	•	x	•	•	•	11 011 101 00 101 000 ← (ee-4)L → ← (ee-4)H →	DD 28	4	2	N, (8)
JR NZ,ee	If Z=1 continue If Z=0, PC ← PC + ee	•	•	x	•	x	•	•	•	11 011 101 00 100 000 ← (ee-4)L → ← (ee-4)H →	DD 20	4	2	N, (8)
JR eee	PC ← PC + eee	•	•	x	•	x	•	•	•	11 111 101 00 011 000 ← (eee-5)L → ← (eee-5)M → ← (eee-5)H →	FD 18	5	2	N, (9)
JR C,eee	If C=0 continue If C=1, PC ← PC + eee	•	•	x	•	x	•	•	•	11 111 101 00 111 000 ← (eee-5)L → ← (eee-5)M → ← (eee-5)H →	FD 38	5	2	N, (9)

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210		
JR NC,eee	If C=1 continue If C=0, PC ← PC + eee	•	•	x	•	x	•	•	•	11 111 101	FD	5	2	N, (9)
										00 110 000	30			
										←(eee-5)L→				
										←(eee-5)M→				
										←(eee-5)H→				
JR Z,eee	If Z=0 continue If Z=1, PC ← PC + eee	•	•	x	•	x	•	•	•	11 111 101	FD	5	2	N, (9)
										00 101 000	28			
										←(eee-5)L→				
										←(eee-5)M→				
										←(eee-5)H→				
JR NZ,eee	If Z=1 continue If Z=0, PC ← PC + eee	•	•	x	•	x	•	•	•	11 111 101	FD	5	2	N, (9)
										00 100 000	20			
										←(eee-5)L→				
										←(eee-5)M→				
										←(eee-5)H→				
DJNZ e	B ← B - 1 If B=0 continue If B≠0, PC ← PC + e	•	•	x	•	x	•	•	•	00 010 000	10	2	3/4	N, (7)
										← e-2 →				
DDJNZ ee	B ← B - 1 If B=0 continue If B≠0, PC ← PC + ee	•	•	x	•	x	•	•	•	11 011 101	DD	4	3/4	N, (8)
										00 010 000	10			
										←(ee-4)L→				
										←(ee-4)H→				
DDJNZ eee	B ← B - 1 If B=0 continue If B≠0, PC ← PC + eee	•	•	x	•	x	•	•	•	11 111 101	FD	5	3/4	N, (9)
										00 010 000	10			
										←(eee-5)L→				
										←(eee-5)M→				
										←(eee-5)H→				

cc Condition

000	NZ (Non-zero)
001	Z (Zero)
010	NC (Non-carry)
011	C (Carry)
100	PO (Parity Odd), or NV (Non-Overflow)
101	PE (Parity Even), or V (Overflow)
110	P (Sign positive), or NS (No sign)
111	M (Sign negative), or S (Sign)

Notes:

Instructions in ***Italic*** face are Z380 new instructions; instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

N: In Native mode, this instruction uses addresses modulo 65536.

X2: In Extend mode, this instruction loads bit 31-16 portion of the operand into PC(31-16).

(7): e is a signed two's complement number in the range [-126, 129]. e-2 in the opcode provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e

(8): ee is a signed two's complement number in the range [-32765, 32770]. ee-4 in the opcode provides an effective address of pc+e as PC is incremented by 4 prior to the addition of e

(9): eee is a signed two's complement number in the range [-8388604, 8388611]. eee-5 in the opcode provides an effective address of pc+e as PC is incremented by 5 prior to the addition of e

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	Flags			P/			Opcode				# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210	HEX	
CALL nn	(SP-1) ← PCh (SP-2) ← PCl SP ← SP-2 PC ← nn	•	•	x	•	x	•	•	•	11	001	101	CD	3 4+w X3, I
										← n →				
										← n →				
CALL cc,nn	If condition cc is false continue otherwise same as CALL nn	•	•	x	•	x	•	•	•	11	cc	100		3 2/4+w X3, I
										← n →				
										← n →				
CALR e	(SP-1) ← PCh (SP-2) ← PCl SP ← SP-2 PC ← PC + e	•	•	x	•	x	•	•	•	11	101	101	ED	3 4+w N,X3,(11)
										11	001	101	CD	
										← e-3 →				
CALR cc,e	If condition cc is false continue otherwise same as CALR e	•	•	x	•	x	•	•	•	11	101	101	ED	3 2/4+w N,X3,(11)
										11	cc	100		
										← e-3 →				
CALR ee	(SP-1) ← PCh (SP-2) ← PCl SP ← SP-2 PC ← PC + ee	•	•	x	•	x	•	•	•	11	011	101	DD	4 4+w N,X3,(8)
										11	001	101	CD	
										← (ee-4)L →				
										← (ee-4)H →				
CALR cc,ee	If condition cc is false continue otherwise same as CALR ee	•	•	x	•	x	•	•	•	11	011	101	DD	4 2/4+w N,X3,(8)
										11	cc	100		
										← (ee-4)L →				
										← (ee-4)H →				
CALR eee	(SP-1) ← PCh (SP-2) ← PCl SP ← SP-2 PC ← PC + eee	•	•	x	•	x	•	•	•	11	111	101	FD	5 4+w N,X3,(9)
										11	001	101	CD	
										← (eee-5)L →				
										← (eee-5)M →				
										← (eee-5)H →				
CALR cc,eee	If condition cc is false continue otherwise same as CALR eee	•	•	x	•	x	•	•	•	11	111	101	FD	5 2/4+w N,X3,(9)
										11	cc	100		
										← (eee-5)L →				
										← (eee-5)M →				
										← (eee-5)H →				
RET	PCL ← (SP) PCH ← (SP + 1) SP ← SP+2	•	•	x	•	x	•	•	•	11	001	001	C9	1 2+r N, X4
RET cc	If condition cc is false continue otherwise same as RET	•	•	x	•	x	•	•	•	11	cc	000		1 2/2+r N, X4
RETI	Return from Interrupt	•	•	x	•	x	•	•	•	11	101	101	ED	2 2+r N, X4
										01	001	101	4D	

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute	
		S	Z	x	H	x	V	N	C	76 543 210			Time	Notes
RETn	Return from NMI	•	•	x	•	x	•	•	•	11 101 101 01 000 101	ED 45	2	2+r	N,X4,(10)
RST p	(SP-1) ← PCh (SP-2) ← PCl SP ← SP-2 PCh ← 0 PCl ← p	•	•	x	•	x	•	•	•	11 t 111		1	4+w	N,X3,X5

cc	Condition	t	p
000	NZ (Non-zero)	000	00H
001	Z (Zero)	001	08H
010	NC (Non-carry)	010	10H
011	C (Carry)	011	18H
100	PO (Parity Odd), or NV (Non-Overflow)	100	20H
101	PE (Parity Even), or V (Overflow)	101	28H
110	P (Sign positive), or NS (No sign)	110	30H
111	M (Sign negative), or S (Sign)	111	38H

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with underline are Z180 original instructions.

(1) This instruction may be used with DDIR Immediate instructions.

(N) In Native mode, this instruction uses addresses modulo 65536.

(X3) In Extended mode, this instruction pushes PC(31-16) into the stack before pushing PC(15-0) into the stack.

(X4) In Extended mode, this instruction pops PC(31-16) from the stack after popping PC(15-0) from the stack.

(X5) In Extended mode, this instruction loads 00h into PC(31-16).

(2) In Extended mode, all return instructions pops PCz from the stack after popping PC from the stack.

(8) ee is a signed two's complement number in the range [-32765, 32770]. ee-4 in the opcode provides an effective address of pc+e as PC is incremented by 4 prior to the addition of e.

(9) eee is a signed two's complement number in the range [-8388604, 8388611]. eee-5 in the opcode provides an effective address of pc+e as PC is incremented by 5 prior to the addition of e.

(10) RETn loads IFF2 to IFF1

(11) e is a signed two's complement number in the range [-127, 128]. e-3 in the opcode provides an effective address of pc+e as PC is incremented by 3 prior to the addition of e.

8-BIT INPUT AND OUTPUT GROUP

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210		
IN A,(n)	$A \leftarrow (n)$	•	•	x	•	x	•	•	•	11	011	011	DB	2 3+i
IN r,(C)	$r \leftarrow (C)$	↓	↓	x	0	x	P	0	•	11	101	101	ED	2
INA A,(nn)	$A \leftarrow (nn)$	•	•	x	•	x	•	•	•	01	r	000	ED	2 3+i
										11	101	101	ED	2 3+i
										11	011	011	DB	
INI	$(HL) \leftarrow (C)$	•	↓	x	•	x	•	1	•	11	101	101	ED	2 2+i+w
	$B \leftarrow B - 1$				(1)					10	100	010	A2	
INIR	$HL \leftarrow HL + 1$													
	$(HL) \leftarrow (C)$	•	1	x	•	x	•	1	•	11	101	101	ED	2 (2+i+w)
	$B \leftarrow B - 1$				(2)					10	110	010	B2	
	$HL \leftarrow HL + 1$													
IND	Repeat until B=0													
	$(HL) \leftarrow (C)$	•	↓	x	•	x	•	1	•	11	101	101	ED	2 2+i+w
	$B \leftarrow B - 1$				(1)					10	101	010	AA	
	$HL \leftarrow HL - 1$													
INDR	$(HL) \leftarrow (C)$	•	1	x	•	x	•	1	•	11	101	101	ED	2 (2+i+w)n
	$B \leftarrow B - 1$				(2)					10	111	010	BA	
	$HL \leftarrow HL - 1$													
	Repeat until B=0													
OUT (n),A	$(n) \leftarrow A$	•	•	x	•	x	•	•	•	11	010	011	D3	2 3+o
OUT (C),r	$(C) \leftarrow r$	•	•	x	•	x	•	•	•	11	101	101	ED	2 3+o
										01	r	001		
OUT (C),n	$(C) \leftarrow r$	•	•	x	•	x	•	•	•	11	101	101	ED	3 3+o
										01	110	001	71	
OUTA (nn),A	$(nn) \leftarrow A$	•	•	x	•	x	•	•	•	11	101	101	ED	4 2+o
										11	010	011	D3	
										← n →				
										← n →				

Mnemonic	Symbolic Operation	Flags					P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210				
OUTI	B ← B-1	•	0	x	•	x	•	1	•	11	101	101	ED	2	2+r+o	N
	(C) ← (HL)		(1)							10	100	011	A3			
	HL ← HL + 1															
OTIR	B ← B-1	•	1	x	•	x	•	1	•	11	101	101	ED	2	2+r+o	N
	(C) ← (HL)		(2)							10	110	011	B3			
	HL ← HL + 1															
OUTD	Repeat until B=0															
	B ← B-1	•	1	x	•	x	•	1	•	11	101	101	ED	2	2+r+o	N
	(C) ← (HL)		(2)							10	111	011	BB			
OTDR	HL ← HL - 1															
	Repeat until B=0															
	B ← B-1	•	1	x	•	x	•	1	•	11	101	101	ED	2	2+r+o	N
	(C) ← (HL)		(2)							10	111	011	BB			
	HL ← HL - 1															
	Repeat until B=0															

r	Reg
000	B
001	C
010	D
011	E
100	H
101	L
111	A

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

N: In Native mode, this instruction address modulo 65536.

(1): P/V flag is 0 if the result of BC-1=0, otherwise P/V=1/.

(2): P/V flag is 0 only at completion of instruction.

INPUT AND OUTPUT INSTRUCTIONS FOR ON-CHIP I/O SPACE

Mnemonic	Symbolic Operation	Flags			P/			Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76 543 210				
INO <i>r</i> ,(<i>n</i>)	$r \leftarrow (n)$	↓	↓	x	0	x	P	0	•	11 101 101 00 <i>r</i> 000 ← <i>n</i> →	ED	3	3+i	(3)
INO (<i>n</i>)	$r \leftarrow (n)$ Changes Flag only.	↓	↓	x	0	x	P	0	•	11 101 101 00 <i>r</i> 000 ← <i>n</i> →	ED 30	3	3+i	(3)
OUT0 (<i>n</i>), <i>r</i>	$(n) \leftarrow r$	•	•	x	•	x	•	•	•	11 101 101 00 <i>r</i> 001 ← <i>n</i> →	ED	3	3+o	(3)
TSTIO <i>n</i>	(C) AND <i>n</i>	↓	↓	x	1	x	P	0	0	11 101 101 01 110 100 ← <i>n</i> →	ED 74	3	3+i	(3)
OTIIM	(C) ← (HL) HL ← HL + 1 C ← C + 1 B ← B - 1	↓	↓	x	↓	x	P	↓	↓	11 101 101 10 000 011 ← <i>n</i> →	ED 83	3	2+r+o	(3),N
OTIIMR	(C) ← (HL) HL ← HL + 1 C ← C + 1 B ← B - 1 Repeat until B=0	0	1	x	0	x	1	↓	0	11 101 101 10 010 011	ED 93	3	2+r+o	(3),N
OTDM	(C) ← (HL) HL ← HL - 1 C ← C - 1 B ← B - 1	↓	↓	x	↓	x	P	↓	↓	11 101 101 10 001 011	ED 8B	3	2+r+o	(3),N
OTDMR	(C) ← (HL) HL ← HL - 1 C ← C - 1 B ← B - 1 Repeat until B=0	0	1	x	0	x	1	↓	0	11 101 101 10 011 011	ED 9B	3	2+r+o	(3),N

<i>r</i>	Reg
010	D
011	E
100	H
101	L
111	A

Notes:

Instructions in **italic** face are Z380 new instructions, instructions with **underline** are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

N: In Native mode, this instruction address modulo 65536.

(1): P/V flag is 0 if the result of BC-1=0, otherwise P/V=1/.

(2): P/V flag is 0 only at completion of instruction.

16-BIT INPUT AND OUTPUT GROUP

Mnemonic	Symbolic Operation	Flags			P/			Opcode				# of Execute				
		S	Z	x	H	x	V	N	C	76	543	210	HEX	Bytes	Time	Notes
INW pp,(C)	pp ← (C)	↑	↑	x	0	x	P	0	•	11	011	101	DD	2		
INAW HL,(nn)	HL(15-0) ← (nn)	•	•	x	•	x	•	•	•	11	111	101	FD	4	3+i	I
										11	011	011	DB			
										← n →						
										← n →						
INIW	(HL) ← (DE)	•	↑	x	•	x	•	1	•	11	101	101	ED	2	2+i+w	N
	BC(15-0) ← BC(15-0) - 1									11	100	010	E2			
	HL ← HL+2															
INIRW	(HL) ← (DE)	•	1	x	•	x	•	1	•	11	101	101	ED	2	(2+i+w)n	N
	BC(15-0) ← BC(15-0) - 1									11	110	010	F2			
	HL ← HL+2															
INDW	Repeat until BC=0	•	↑	x	•	x	•	1	•	11	101	101	ED	2	2+i+w	N
	(HL) ← (DE)									11	101	010	EA			
	BC(15-0) ← BC(15-0) - 1															
INDRW	HL ← HL - 2	•	1	x	•	x	•	1	•	11	101	101	ED	2	(2+i+w)n	N
	(HL) ← (DE)									11	101	101	ED			
	BC(15-0) ← BC(15-0) - 1									11	111	010	FA			
OUTW (C),pp	HL ← HL - 2	•	1	x	•	x	•	1	•	11	111	010	FA	4	2+o	I
	Repeat until BC=0									← n →						
	(C) ← pp									11	011	101	DD			
OUTW (C),nn	(C) ← nn	•	•	x	•	x	•	•	•	11	111	101	FD	4	2+o	
										01	111	001	79			
										← n →						
										← n →						
OUTAW (nn),HL	(nn) ← HL(15-0)	•	•	x	•	x	•	•	•	11	111	101	FD	4	2+o	I
										11	010	011	D3			
										← n →						
										← n →						
OUTIW	(DE) ← (HL)	•	↑	x	•	x	•	1	•	11	101	101	ED	2	2+o	N
	BC(15-0) ← BC(15-0) - 1									11	100	011	E3			
	HL ← HL + 2															
OTIRW	BC(15-0) ← BC(15-0) - 1	•	1	x	•	x	•	1	•	11	101	101	ED	2	2+o	N
	(DE) ← (HL)									11	110	011	F3			
	HL ← HL + 2															
	Repeat until B=0															

Mnemonic	Symbolic Operation	Flags				P/				Opcode			HEX	# of Bytes	Execute Time	Notes
		S	Z	x	H	x	V	N	C	76	543	210				
OUTDW	BC(15-0) ← BC(15-0) - 1	•	↓	x	•	x	•	1	•	11	101	101	ED	2	2+r+o	
	(DE) ← (HL)			(1)						11	101	011	EB			
	HL ← HL - 2															
OTDRW	BC(15-0) ← BC(15-0) - 1	•	1	x	•	x	•	1	•	11	101	101	ED	2	2+r+o	
	(DE) ← (HL)			(2)						11	111	011	FB			
	HL ← HL - 2															
	Repeat until B=0															

<u>ppp</u>	Reg
000	BC
010	DE
111	HL

Notes:

Instructions in ***italic*** face are Z380 new instructions, instructions with underline are Z180 original instructions.

I: This instruction may be used with DDIR Immediate instructions.

N: In Native mode, this instruction uses addresses modulo 65536.

(1) If the result of B-1 is zero, the Z flag is set; otherwise it is reset.

(2) Z flag is set upon instruction completion only.

I/O Instruction	Address Bus		A15-8	A7-0
	A31-24	A23-16		
IN A, (n)	00000000	00000000	Contents of A reg	n
IN dst,(C)	BC31-24	BC23-16	BC15-8	BC7-0
INA(W) dst,(mn)	00000000	00000000	m	n
DDIR IB INA(W) dst,(lmn)	00000000	l	m	n
DDIR IW INA(W) dst,(klmn)	k	l	m	n
Block Input	BC31-24	BC23-16	BC15-8	BC7-0
OUT (n),A	00000000	00000000	Contents of A reg	n
OUT (C),dst	BC31-24	BC23-16	BC15-8	BC7-0
OUTA(W) (mn),dst	00000000	00000000	m	n
DDIR IB OUTA(W) (lmn),dst	00000000	l	m	n
DDIR IW OUTA(W) (klmn),dst	k	l	m	n
Block output	BC31-24	BC23-16	BC15-8	BC7-0

INTERRUPTS

The Z380 MPU's interrupt structure provides compatibility with the existing Z80 and Z180 MPUs with the following exception, the undefined opcode trap's occurrence is with respect to the Z380 instruction set, and its response is improved (vs the Z180) to make trap handling easier. The Z380 MPU also offers additional features to enhance flexibility in system design.

Of the five external interrupt inputs provided, the /NMI is a nonmaskable interrupt. The remaining inputs, /INT3-/INT0, are four asynchronous maskable interrupt requests.

In an Interrupt Acknowledge transaction, address outputs A31-A0 are driven to logic 1's. One output among A3-A0 is driven to logic 0 to indicate the maskable interrupt request being acknowledged. If /INT0 is being acknowledged, A3-A1, is at logic 1's and A0 is at logic 0.

Interrupt modes 0 through 3 are supported for the external maskable interrupt request /INT0. Modes 0, 1 and 2 have the same schemes as those in the Z80 and Z180 MPUs. Mode 3 is similar to mode 2, except that 16-bit interrupt vectors are expected from the I/O devices. Note that 8-bit and 16-bit I/O devices can be intermixed in this mode by having external pullup resistors at the data bus signals D15-D8, for example.

The external maskable interrupt requests/INT3-/INT1 are handled in an assigned interrupt vectors mode.

As discussed in the CPU Architecture section, the Z380 MPU can operate in either the Native or Extended Mode. In Native Mode, pushing and popping of the stack to save and retrieve interrupted PC values in interrupt handling are done in 16-bit sizes, and the stack pointer rolls over at the 64K-byte boundary. In Extended Mode, the PC pushes and pops are done in 32-bit sizes, and the stack pointer rolls over at the 4 Gbyte memory space boundary. The

Z380 MPU provides an Interrupt Register Extension, whose contents are always outputted as the address bus signals A31-A16 when fetching the starting addresses of service routines from memory in interrupt modes 2, 3 and the assigned vectors mode. In Native Mode, such fetches are automatically done in 16-bit sizes and in Extended Mode, in 32-bit sizes. These starting addresses should be even-aligned in memory locations. That is, their least significant bytes should have addresses with A0=0.

Interrupt Priority Ranking

The Z380 MPU assigns a fixed priority ranking to handle its interrupt sources, as shown in Table 2.

Table 2. Interrupt Priority Ranking

Priority	Interrupt Sources
Highest	Trap (undefined opcode)
	/NMI
↓	/INT0
	/INT1
	/INT2
Lowest	/INT3

Interrupt Control

The Z380 MPU's flags and registers associated with interrupt processing are listed in Table 4. As discussed in the CPU Architecture section, some of the registers reside in

the on-chip I/O address space and can be accessed only with reserved on-chip I/O instructions.

Table 3. Interrupt Flags and Registers

Names	Mnemonics	Access Methods
Interrupt Enable Flags	IEF1, IEF2	EI and DI instructions
Interrupt Register	I	LD I, A and LD A, I instructions
Interrupt Register Extension	Iz	LD I, HL and LD HL, I instructions (accessing both Iz and I)
Interrupt Enable Register	IER	On-chip I/O instructions, addr 00000017H, EI and DI instructions
Assigned Vectors Base Register	AVBR	On-chip I/O instructions, addr 00000018H
Trap and Break Register	TRPBK	On-chip I/O instructions, addr 00000019H

IEF1, IEF2

IEF1 controls the overall enabling and disabling of all on-chip peripheral and external maskable interrupt requests. If IEF1 is at logic 0, all such interrupts are disabled. The purpose of IEF2 is to correctly manage the occurrence of /NMI. When /NMI is acknowledged, the state of IEF1 is copied to IEF2 and then IEF1 is cleared to logic 0. At the

end of the /NMI interrupt service routine, execution of the Return From Nonmaskable Interrupt instruction, RETN, automatically copies the state of IEF2 back to IEF1. This is a means to restore the interrupt enable condition existing before the occurrence of /NMI. Table 5 summarizes the states of IEF1 and IEF2 resulting from various operations.

Table 4. Operation Effects on IEF1 and IEF2

Operation	IEF1	IEF2	Comments
/RESET	0	0	Inhibits all interrupts except Trap and /NMI.
Trap	0	0	Disables interrupt nesting.
/NMI	0	IEF1	IEF1 value copied to IEF2, then IEF1 is cleared.
RETN	IEF2	NC	Returns from /NMI service routine.
/INT3-/INT0	0	0	Disables interrupt nesting.
RETI	NC	NC	Returns from service routine, Z80 I/O device.
RET	NC	NC	Returns from service routine, non-Z80 I/O device.
EI	1	1	
DI	0	0	
LD A, I or LD R, I	NC	NC	IEF2 value is copied to P/V Flag.
LD HL, I	NC	NC	

Note:

NC = No Change

I, I Extend

The 8-bit Interrupt Register and the 16-bit Interrupt Register Extension are cleared during reset.

Interrupt Enable Register

IE3-IE0 (Interrupt Request Enable Flags). These flags individually indicate F /INT3, /INT2, /INT1 or /INT0 is enabled. Note that these flags are conditioned with enable and disable interrupt instructions (with arguments).

Reserved bits 7-4. Read as 0s, should write to as 0s.




Figure 25. Interrupt Enable Register

Assigned Vectors Base Register

AB15-AB9 (Assigned Vectors Base). The Interrupt Register Extension, Iz, together with AB15-AB9, define the base address of the assigned interrupt vectors table in memory space (Figure 29).

Reserved Bit 0. Read as 0, should write to as 0.




Figure 26. Assigned Vectors Base Register

Trap and Break Register

Reserved bits 7-2. Some of these bits are reserved for breakpoint functions, including a Break-on-Halt feature.

Refer to the Z380 ICE specifications for details. Read as 0s, should write to as 0s.




Figure 27. Trap and Break Register

TF (Trap on Instruction Fetch). TF goes active to logic 1 when an undefined opcode fetched in the instruction stream is detected. TF can be reset under program control by writing it with a logic 0. However, it cannot be written with a logic 1.

Trap Interrupt

The Z380 MPU generates a trap when an undefined opcode is encountered. The trap is enabled immediately after reset, and it is not maskable. This feature can be used to increase software reliability or to implement extended instructions. An undefined opcode can be fetched from the instruction stream, or it can be returned as a vector in an interrupt acknowledge transaction in interrupt mode 0. When a trap occurs, the Z380 MPU operates as follows.

1. The TF or TV bit in the Assigned Vectors Base and Trap Register goes active, to indicate the source of the undefined opcode.
2. If the undefined opcode was fetched from instruction stream, the starting address of the trap causing instruction is pushed onto the stack. (Note that the starting address of a decoder directive preceding an instruction encoding is considered the starting address of the instruction.)

If the undefined opcode was a returned interrupt vector (in interrupt mode 0), the interrupted PC value is pushed onto the stack.

3. The states of IEF1 and IEF2 are cleared.
4. The Z380 MPU commences to fetch and execute instructions from address 00000000H.

Note that instruction execution resumes at address 0, similar to the occurrence of a reset. Testing the TF and TV bits in the Assigned Vectors Base and Trap Register will distinguish the two events. Even if trap handling is not in place, repeated restarts from address 0 is an indicator of possible illegal instructions at system debugging.

Nonmaskable Interrupt

The nonmaskable interrupt input /NMI is edge sensitive, with the Z380 MPU internally latching the occurrence of its falling edge. When the latched version of /NMI is recognized, the following operations are performed.

1. The interrupted PC (Program Counter) value is pushed onto the stack.
2. The state of IEF1 is copied to IEF2, then IEF1 is cleared.
3. The Z380 MPU commences to fetch and execute instructions from address 00000066H.

TV (Trap on Interrupt Vector). TV goes active to logic 1 when an undefined opcode is returned as a vector in an interrupt acknowledge transaction in mode 0. TV can be reset under program control by writing it with a logic 0. However, it cannot be written with a logic 1.

Interrupt Mode 0 Response For Maskable Interrupt /INT0

During the interrupt acknowledge transaction, the external I/O device being acknowledged is expected to output a vector onto the lower portion of the data bus, D7-D0. The Z380 MPU interprets the vector as an instruction opcode, which is usually one of the single-byte Restart (RST) instructions that pushes the interrupted PC (Program Counter) value onto the stack and resumes execution at a fixed memory location. However, the Z380 MPU will generate multiple transactions to capture vectors that form a multi-byte instruction. IEF1 and IEF2 are reset to logic 0's, disabling all further maskable interrupt requests. Note that unlike the other interrupt responses, the PC is not automatically pushed onto the stack. Note also that a trap occurs if an undefined opcode is supplied by the I/O device as a vector.

Interrupt Mode 1 Response For Maskable Interrupt /INT0

An interrupt acknowledge transaction is generated, during which the data bus contents are ignored by the Z380 MPU. The interrupted PC value is pushed onto the stack. IEF1 and IEF2 are reset to logic 0's so as to disable further maskable interrupt requests. Instruction fetching and execution restarts at memory location 00000038H.

Interrupt Mode 2 Response For Maskable interrupt /INT0

During the interrupt acknowledge transaction, the external I/O device being acknowledged is expected to output a vector onto the lower portion of the data bus, D7-D0. The interrupted PC value is pushed onto the stack and IEF1 and IEF2 are reset to logic 0's so as to disable further maskable interrupt requests. The Z380 MPU then reads an entry from a table residing in memory and loads it into the PC to resume execution. The address of the table entry is composed of the I Extend contents as A31-A16, the I Register contents as A15-A8 and the vector supplied by the I/O device as A7-A0. Note that the table entry is effectively the starting address of the interrupt service routine designed for the I/O device being acknowledged. The table, composed of starting addresses for all the interrupt mode 2 service routines, can be referred to as the interrupt mode two vector table. Each table entry should be word-sized if the Z380 MPU is in the Native Mode and longword-sized if in the Extended Mode, in either case it is even-aligned (least significant byte with address A0=0).

Interrupt Mode 3 Response For Maskable Interrupt /INT0

Interrupt mode 3 is similar to mode 2 except that a 16-bit vector is expected to be placed on the data bus D15-D0 by the I/O device during the interrupt acknowledge transaction. The interrupted PC is pushed onto the stack. IEF1 and IEF2 are reset to logic 0's so as to disable further maskable interrupt requests. The starting address of the service routine is fetched and loaded into the PC to resume execution from the memory location with an address composed of the I Extend contents as A31-A16 and the vector supplied by the I/O device as A15-A0. Again the starting address of the service routine is word-sized if the Z380 MPU is in the Native Mode and longword-sized if in the Extend Mode, in either case even-aligned.

Assigned Interrupt Vectors Mode For Maskable interrupt INT3-/INT1

When the Z380 MPU recognizes one of the external maskable interrupts it generates an Interrupt Acknowledge transaction which is different than that for /INT0. The Interrupt Acknowledge transaction for /INT3-/INT1 has the I/O bus signal /INTAK active, with /MI, /IORQ, /IORD and /IOWR inactive. The interrupted PC value is pushed onto the stack. IEF1 and IEF2 are reset to logic 0s, disabling further maskable interrupt requests. The starting address of an interrupt service routine is fetched from a table entry and loaded into the PC to resume execution. The address of the table entry is composed of the I Extend contents as A31-A16, the AB bits of the Assigned Vectors Base Register as A15-A9 and an assigned interrupt vector specific to the request being recognized as A8-A0. The assigned vectors are defined in Table 5.

RETI Instruction

The Z80 family I/O devices are designed to monitor the Return from Interrupt opcodes in the instruction stream (RETI - EDH, 4DH), signifying the end of the current interrupt service routine. When detected, the daisy chain within and among the device(s) resolves and the appropriate interrupt-under-service condition clears. If Z80 I/O bus protocol is programmed for the Z380 MPU, it reproduces the opcode fetch transactions on the I/O bus when the RETI instruction is executed. Note that the Z380 MPU outputs the RETI opcodes onto both portions of the data bus (D15-D8 and D7-D0) in the transactions.

Table 5. Assigned Interrupt Vectors

Interrupt Source	Assigned Interrupt Vector
/INT1	00H
/INT2	04H
/INT3	08H

ON CHIP PERIPHERAL FUNCTIONS

The Z380 MPU is incorporated with a number of functions to ease its interface with external I/O devices and with various types of memories. The Z380 MPU's I/O bus can be programmed to run at a slower rate than its memory bus. In addition, a heartbeat transaction can be generated on the I/O bus that emulates a Z80 CPU instruction fetch cycle. Such a transaction is useful for a particular Z80 family I/O device to perform its interrupt functions. Memory chip select signals can be activated to access the lowest 16 Mbytes of the Z380 MPU's memory address space, with wait state insertions. Lastly, A DRAM refresh function is incorporated, with programmable refresh transaction burst size. The above functions are controlled by several on-chip registers. As described in the CPU Architecture section, these registers together with several other registers that control a portion of the interrupt functions, occupy an on-chip I/O address space. This on-chip I/O address can be accessed only by the following reserved on-chip I/O instructions.

Some on-chip peripherals are capable of generating interrupt requests, which are always handled in the assigned interrupt vectors mode.

I/O Bus Control

The Z380 MPU is designed to interface easily with external I/O devices. They are either the Z80, Z8000, Z8500 or 8200 product family with the Z380 MPU programmed to supply the correct I/O bus control signals on the /IOCTL3-/IOCTL0 outputs. In addition, the Z380 MPU supplies an IOCLK that is a divided down version of its BUSCLK. Programmable wait states can be inserted in the various I/O transactions, and a user can select if external transactions are generated when the on-chip I/O registers are accessed.

INO	R, (n)	OTIM
INO	(n)	OTIMR
OUTO	(n), R	OTDM
TSTIO	n	OTDMR

When one of the above instructions is executed, the Z380 MPU outputs the register address being accessed in a pseudo transaction of two BUSCLK cycles duration, with the address signals A31-A8 at logic 0s. In the pseudo transaction, all bus control signals are at their inactive states. It is to be emphasized that the Z380 MPU adopts an instruction specific scheme to access on-chip I/O registers, with their unique address space. This is in contrast to mapping such registers with external peripherals in a common I/O address space, as is done in the Z180 MPU.

I/O Bus Control

The Z380 MPU is designed to interface easily with external I/O devices that can be of either the Z80 or Z8500 product family by supplying five I/O bus control signals: /M1, /IORQ, /IORD, /IOWR and /INTAK. In addition, the Z380 MPU is supplying an IOCLK that is a divided down version of its BUSCLK. Programmable wait states can be inserted in the various I/O transactions. The External Interface section details all the I/O transactions.

I/O Bus Control Register 0

CR2-CR0 (I/O Clock Rate). BUSCLK is divided down to produce IOCLK as defined in the following.

000	divided by 8	001	divided by 1
010	divided by 2	011	divided by 1
100	divided by 4	101	divided by 1
110	divided by 6	111	divided by 1

Note that if a clock divide rate of 1 is specified, BUSCLK should be used to connect to I/O devices that require a clock input, since the Z380 MPU outputs a constant logic 1 at IOCLK.

Reserved bits 7-3. Read as 0s, should write to as 0s.




Figure 28. I/O Bus Control Register 0

I/O Bus Control Register 1

When this phantom register IOCR1 with address 00000012H is accessed with one of the on-chip I/O write instructions, a heartbeat transaction that emulates a Z80 CPU instruction fetch is performed on the I/O bus. This transaction provides an /M1 pulse which is necessary as part of an interrupt enable sequence for a Z80 PIO product. In the on-chip I/O write instruction, the data being "written" can be of any value. In case of an on-chip I/O read with the IOCR1 address, the data returned is unpredictable.

IOW2-IOW0 (I/O Waits). This binary field defines up to seven wait states to be inserted in external I/O read and write transactions, and at the latter portions of interrupt transactions to capture interrupt vectors. The defined wait states are also inserted in each of the opcode fetch transactions of the Return from Interrupt (RETI) instruction reproduced on the I/O bus. When programmed with 0s, the I/O waits are disabled.

RTW1-RTW0 (RETI Waits). This binary field defines up to three wait states to be inserted between opcode fetch transactions of the Return from Interrupt instruction reproduced on the I/O bus.

DCW2-DCW0 (Interrupt Daisy Chain Waits). This binary field defines up to seven wait states to be inserted at the early portions of interrupt acknowledge transactions, for the interrupt daisy chain through the external I/O devices to settle.





Figure 29. I/O Waits Register

MEMORY CHIP SELECTS AND WAITS


The Z380 MPU offers two schemes to generate chip select signals to access the lowest 16 Mbytes of its memory address space. The first scheme provides six chip select signals, with the address space partitioned as shown in Figure 30. The second scheme provides three chip select signals, and the address space partitioning is shown in Figure 31. Note that the /MCS0 signal is used to indicate accesses to the entire midrange memory in the second scheme.

A flexible wait state insertion scheme is incorporated in the chip select logic. A user can program T1, T2 and T3 waits separately for accesses to the lower, upper and midrange memory areas. If chip select scheme one is in effect, different wait states can be defined for each of the midrange memory areas 3 through 0.



Memory Chip Select Scheme 1

Figure 30. Chip Select Address Space



Memory Chip Select Scheme 2

Figure 31. Chip Select Address Space

Lower Memory Chip Select Control

This memory area has its lower boundary at address 00000000H. A user can define the size to be an integer power of two, starting at 4 Kbytes. For example, the lower memory area can be either 4 Kbytes, 8 Kbytes, 16 Kbytes, etc., starting from address 0. The /LMCS signal can be enabled to go active during refresh transactions.

MA15-MA12 (Match Address Bits 15-12). If a match address bit is at logic 1, the corresponding address signal of a memory transaction is compared for a logic 0, as a condition for /LMCS to become active. If the match address bit is at logic 0, the corresponding address signal is not compared (don't care). For example, MA12 determines if A12 should be tested for a logic 0 in memory transactions.

Reserved bits 3-1. Read as 0s, should write to as 0s.

ERF (Enable for Refresh transactions). If this bit is programmed to a logic one, /LMCS goes active during refresh transactions.




Figure 32. Lower Memory Chip Select Register 0

MA23-MA16 (Match Address Bits 23-16). If a match address bit is at logic one, the corresponding address signal of a memory transaction is compared for a logic 0, as a condition for /LMCS to become active. If the match address bit is at logic 0, the corresponding address signal is not compared (don't care). For example, MA23 determines if A23 should be tested for a logic 0 in memory transactions. Note that in order for /LMCS to go active in a memory transaction, the /LMCS function has to be enabled in the Memory Selects Master Enable Register (described later). all the address signals A31-A24 at logic 0s, and all the address signals A23-A12 programmed for address matching in the above registers have to be at logic 0s. To define the lower memory area as 4 Kbytes, MA23-MA12 should be programmed with 1s. For an area larger than 4 Kbytes, MA23-MA12 (in that order) should be programmed with contiguous 1s followed by contiguous 0s. This is the intended usage to maintain the lower memory area as a single block. Note also that /LMCS can be enabled for refresh transactions independent of the value programmed into the Memory Selects Master Enable Register.




Figure 33. Lower Memory Chip Select Register 1

Upper Memory Chip Select Control

The upper boundary for this memory area is address 00FFFFFFH. A user can define the area immediately below this boundary with a size that is an integer power of two, starting at 4 Kbytes. That is, the upper memory area can be either 4 Kbytes, 8 Kbytes, 16 Kbytes and so on. The /UMCS signal can be enabled to go active during refresh transactions.

MA15-MA12 (Match Address Bits 15-12). If a match address bit is at logic 1, the corresponding address signal of a memory transaction is compared for a logic 1, as a condition for /UMCS to become active. If the match address bit is at logic 0, the corresponding address signal is not compared (don't care). For example, MA12 determines if A12 should be tested for a logic 1 in memory transactions.

Reserved bits 3-1. Read as 0s, should write to as 0s.

ERF (Enable for Refresh Transactions). If this bit is programmed to a logic 1, /UMCS goes active during refresh transactions.




Figure 34. Upper Memory Chip Select Register 0

MA23-MA16 (Match Address Bits 23-16). If a match address bit is at logic 1, the corresponding address signal of a memory transaction is compared for a logic 1, as a condition for /UMCS to become active. If the match address bit is at logic 0, the corresponding address signal is not compared (don't care). For example, MA23 determines if A23 should be tested for a logic 1 in memory transactions. Note that in order for /UMCS to go active in a memory transaction, the /UMCS function has to be enabled in the Memory Selects Master Enable Register (described later), all the address signals A31-A24 at logic 0s, and all the address signals A23-A12 programmed for address matching in the above registers have to be at logic 1s. To define the upper memory area as 4 Kbytes, MA23-MA12 should be programmed with 1s. For an area larger than 4 Kbytes,

MA23-MA12 (in that order) should be programmed with contiguous 1s followed by contiguous 0s. This is the intended usage to maintain the upper memory area as a single block. Note also that /UMCS can be enabled for refresh transactions independent of the value programmed into the Memory Selects Master Enable Register.




Figure 35. Upper Memory Chip Select Register 1

Mid-range Memory Chip Select(s) Control

In chip select scheme 1, a user can define the base address and the total size of the mid-range memory area. The /MCS0 signal would be active for the lowest quarter portion of the area defined, starting from the base address. Each of the /MCS1-/MCS3 signals would be active, corresponding to the successively higher quarter portions of the total mid-range memory area. In chip select scheme 2 the mid-range memory area is between the lower and upper memory areas. The /MCS3-/MCS0 signals can be individually enabled to go active in refresh transactions.

MA15-MA14 (Match Address Bits 15-14). In chip select scheme 1, if a match address bit is at logic 1, the corresponding address signal of a memory transaction is compared with the corresponding base address bit for match, as a condition for one of /MCS3-/MCS0 to become active. If the match address bit is at logic 0, the corresponding address signal and base address bit are not compared (don't care). For example, MA14 determines if A14 should be compared for a match with BA14. The values of MA15-MA14 have no effects in chip select scheme 2.

Reserved bits 5-4. Read as 0s, should write to as 0s.

ERF3-ERF0 (Enable for Refresh Transactions). The mid-range memory chip select signals can be individually enabled to go active during refresh transactions. As an example, /MCS0 goes active in refresh transactions if ERF0 is programmed at logic 1.




Figure 36. Mid-range Memory Chip Select Register 0

MA23-MA16 (Match Address bits). In chip select scheme 1, if a match address bit is at logic 1, the corresponding address signal of a memory transaction is compared with the corresponding base address bit for a match, as a condition for one of /MCS3-/MCS0 to become active. If the match address bit is at logic 0, the corresponding address signal and base address bit are not compared (don't care). For example, MA23 determines if A23 should be compared for a match with BA23. The contents of this register have no effects in chip select scheme 2.




Figure 37. Midrange Memory Chip Select Register 1



Figure 38. Mid-range Memory Chip Select Register 2

BA15-BA14 (Base Address 15-14). In chip select scheme 1, the address signals A23-A16 of a memory transaction are compared with BA23-BA16 for a match, for those bits programmed for address matching in the Mid-range Memory Chip Select Register 1. The contents of this register have no effects in chip select scheme 2. Note that in order for one of /MCS3-/MCS0 to go active in a memory transaction in chip select scheme 1, the ENM1 bit in the Memory Selects Master Enable Register (described later) has to be at logic 1, all the address signals A31-A24 at logic 0s, and for those bits programmed for address matching, A23-A14 matching BA23-BA14. For the intended "sage to maintain the mid-range memory area as a single block, MA23-MA14 (in that order) should be programmed for address matching with contiguous 1s followed by contiguous 0s. Note also that /MCS3-/MCS0 can be individually enabled to go active during refresh transactions, independent of the value programmed into the Memory Selects Master Enable Register.




Figure 39. Mid-range Memory Chip Select Register 3

Lower Memory Wait Register

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in transactions accessing the lower memory area.

T2W1-T2W0 (T2 Wait States). This binary field defines up to three T2 wait states to be inserted in transactions accessing the lower memory area.

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in transactions accessing the lower memory area.




Figure 40. Lower Memory Waits Register

Upper Memory Wait Register

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in transactions accessing the upper memory area.

T2W1-T2W0 (T2 Waits). This binary field defines up to three T2 wait states to be inserted in transactions accessing the upper memory area.

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in transactions accessing the upper memory area.




Figure 41. Upper Memory Waits Register

Mid-range Memory Wait Register 0

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in transactions accessing the midrange memory area 0 in chip select scheme 1, or the entire midrange memory area in chip select scheme 2.

T2W1-T2W0 (T2 Waits). This binary field defines up to three T2 wait states to be inserted in transactions accessing the midrange memory area 0 in chip select scheme 1, or the entire midrange memory area in chip select scheme 2.

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in transactions accessing the midrange memory area 0 in chip select scheme 1, or the entire midrange memory area in chip select scheme 2.




Figure 42. Midrange Memory Waits Register 0

Mid-Range Memory Wait Register 1

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in transaction accessing the midrange memory area 1 in chip select scheme 1.

T2W1-T2W0 (T2 Waits). This binary field defines up to three T2 wait states to be inserted in transactions accessing the midrange memory area 1 in chip select scheme

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in transactions accessing the midrange memory area 1 in chip select scheme. The contents of this register have no effects in chip select scheme 2.




Figure 43. Midrange Memory Waits Register 1

Mid-Range Memory Wait Register 2

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in transactions accessing the midrange memory area 2 in chip select scheme 1.

T2W1-T2W0 (T2 Waits). This binary field defines up to three T2 wait states to be inserted in transactions accessing the midrange memory area 2 in chip select scheme 1.

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in transactions accessing the midrange memory area 2 in chip select scheme 1. The contents of this register have no effects in chip select scheme 2.




Figure 44. Mid-Range Memory Waits Register 2

Mid-Range Memory Waits Register 3

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in transactions accessing the midrange memory area 3 in chip select scheme 1.

T2W1-T2W0 (T2 Waits). This binary field defines up to three T2 wait states to be inserted in transactions accessing the midrange memory area 3 in chip select scheme 1.

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in transactions accessing the midrange memory area 3 in chip select scheme 1. The contents of this register have no effects in chip select scheme 2.




Figure 45. Mid-Range Memory Waits Register 3

Memory Chip Selects and Waits Master Control

The memory chip selects and their associated waits are enabled or disabled by writing to a single register described in the following.

Memory Selects Master Enable Register

A user can set or reset the desired bits 7-4 in this register without modifying the states of the remaining bits, with the SR bit defining the set or reset function.




Figure 46. Memory Selects Master Enable Register

ENLM (Enable Lower Memory Chip Select and Waits). This bit at logic 1 enables the /LMCS signal to go active starting at T1 cycle time of a memory transaction accessing the lower memory area. The associated programmed wait states are automatically inserted in the transaction.

ENUM (Enable Upper Memory Chip Select and Waits). This bit at logic 1 enables the /UMCS signal to go active starting at T1 cycle time of a memory transaction accessing the upper memory area. The associated programmed wait states are automatically inserted in the transaction.

ENM1 (Enable Midrange Memory Chip Select Scheme 1 and Waits). This bit at logic 1 enables one of /MCS3-/MCS0 to go active starting at T1 cycle time of a memory transaction, depending on which of the midrange memory areas (3-0) is being accessed. The corresponding programmed wait states are automatically inserted in the transaction.

ENM2 (Enable Midrange Memory Chip Select Scheme 2 and Waits). This bit at logic 1 enables the /MCS0 to go active starting at T1 cycle time of a memory transaction accessing the midrange memory area. The corresponding programmed wait states are automatically inserted in the transaction.

Reserved bits 3-1. Read as 0s, should write to as 0s.

SR (Set Reset Control). When writing to the Memory Selects Master Enable Register with SR=1, bits 7-4 that are selected with logic 1s are set. When writing with SR=0, bits 7-4 that are selected with logic 1s are cleared. In either case, the bits not selected are not modified. The SR bit is always read as a logic 0.

Additional Comments. In either chip select scheme, if the chip select and waits functions are enabled, and their memory areas are defined to cause overlaps, the precedence of conflict resolution is /LMCS, then /UMCS, then /MCS3-/MCS0. As an example, consider the case where both the lower and midrange memory area 0 are defined to occupy the same address space. With ENLM=1 in the Memory Selects Master Enable Register (ENM1 can be either 0 or 1), /LMCS goes active in the memory transaction that accesses the overlapped address space. With ENLM=0 and ENM1=1, /MCS0 would go active in the transaction instead. Regardless of the state of the address bus, the chip select signals are at their inactive logic 1s when the corresponding enable bits in the Memory Selects Master Enable Register (MSMER) are at logic 0s, except during DRAM refresh transactions if so enabled, or the Z380 MPU's CPU is in its halt state, except during DRAM refresh transactions if so enabled, or the Z380 MPU relinquishes the system bus with its /BREQ input active, or the Z380 MPU is in the low power standby mode.

DRAM Refresh

The Z380 MPU is capable of providing refresh transactions to dynamic memories that have internal refresh address counters. A user can select how often refresh requests should be made to the Z380 MPU's External Interface Logic, as well as the burst size (number of refresh transactions) for each request iteration. The External Interface Logic grants these requests by performing refresh transactions with CAS-before-RAS timing on the /TREFR, /TREFA and /TREFC bus control signals. In these transactions, /BHEN, /BLEN and the user specified chip select signal(s) are driven active to facilitate refreshing all the DRAM modules at the same time. A user can also specify the T1, T2 and T3 waits to be inserted. Note that the Z380 MPU cannot provide refresh transactions when it relinquishes the system bus, with its /BREQ input active. In that situation, the number of missed refresh requests are accumulated in a counter, and when the Z380 MPU regains the system bus, the missed refresh transactions will be performed.

Refresh Register 0

RI7-RI0 (Request Interval). RI7-RI0 defines the interval between refresh requests to the Z380 MPU's External Interface Logic. A value n specified in this field denotes the request interval to be (4 x n) BUSCLK periods. If RI7-RI0 are programmed as 0s, the request interval is 1024 BUSCLK periods.




Figure 47. Refresh Register 0

Refresh Register 1

MR7-MR0 (Missed Requests Count). This count increments by 1 when a refresh request is made, to a maximum value of 255. Refresh requests over the maximum value would be lost. When the Z380 MPU's External Interface Logic completes each burst of refresh transactions, the count decrements by 1. A user can read the count status, and if necessary, take corrective actions such as adjusting the burst size. When refresh function is disabled, this count is held at 0.




Figure 48. Refresh Register 1

Refresh Register 2

RFEN (Refresh Enable). Enables the refresh function when programmed to logic 1.

Reserved bit 6. Read as 0, should write to as 0.

BS5-BS0 (Burst Size). This field defines the number of refresh transactions per refresh request made to the Z380 MPU's External Interface Logic. The burst size ranges from 1 to 64, with the highest size specified with BS5-BS0 equal to 0s.




Figure 49. Refresh Register 2

Refresh Wait Register

T1W2-T1W0 (T1 Waits). This binary field defines up to seven T1 wait states to be inserted in refresh transactions.

T1W1-T2W0 (T2 Waits). This binary field defines up to three T2 wait states to be inserted in refresh transactions.

T3W2-T3W0 (T3 Waits). This binary field defines up to seven T3 wait states to be inserted in refresh transactions. Note that care should be exercised in defining refresh burst size and request intervals to avoid over-burdening the system bus with refresh transactions. The memory chip select signals can be selectively enabled to go active during refresh transactions, such enabling is described in the Memory Chip Selects and Waits section.




Figure 50. Refresh Waits Register

LOW POWER STANDBY MODE

The Z380 MPU provides an optional standby mode to minimize power consumption during system idle time. If this option is enabled, executing the Sleep instruction would stop clocking internal to the Z380 MPU, as well as at the BUSCLK and IOCLK outputs. The /STNBY signal goes to active logic 0, indicating the Z380 MPU is entering the standby mode. All Z380 MPU operations are suspended, the bus control signals are driven inactive and the address bus is driven to logic 1s. Note that if an external crystal oscillator is used to drive the Z380 MPU's CLKI input, /STNBY can be used to stop its operation. This is a means

to further reduce power dissipation for the overall system. The standby mode can be exited by asserting any of the /RESET, /NMI, /INT3-/INT0 (if enabled), or optionally, /BREQ inputs.

If the standby mode option is not enabled, the Sleep instruction is interpreted and executed no different than the Halt instruction, stopping the Z30 MPU from further instruction execution. In this case, /HALT goes to active logic 0 to indicate the Z380 MPU's halt status.

Standby Mode Control and Entering

STBY (Enable Standby Mode Option). Enables the Z380 MPU to go into low power standby mode when the Sleep instruction is executed.

BRXT (Bus Request to Exit Standby Mode). If BRXT is at logic 1, standby mode can be exited by asserting /BREQ.

Reserved Bits 5-3. Read as 0s, should write to as 0s.

WM2-WM0 (Warmup Time Selection). WM2-WM0 determines the approximate running duration of a warmup counter that provides a delay before the Z380 MPU resumes its clocking and operations, from the time an interrupt or bus request (if so enabled) is asserted to exit standby mode. In a system where an external crystal oscillator is used to drive the Z380 MPU's CLK input, an appropriate warmup time can be selected for the oscillator to stabilize.




Figure 51. Standby Mode Control Register

RESET

The Z380 MPU is placed in a dormant state when the $\overline{\text{RESET}}$ input is asserted. All its operations are terminated, including any interrupt, bus request or bus transaction that may be in progress. Its IOCLK goes Low on the next BUSCLK rising edge, and enters into the BUSCLK divided-down-by-eight mode. The address and data buses are tristated, and the bus control signals are driven to their inactive states. The effect of a reset on the Z380 CPU and related I/O registers is depicted in Table 6, and the effect on the on-chip peripheral functions is summarized in Table 7.

The $\overline{\text{RESET}}$ input may be asynchronous to BUSCLK, though it is sampled internally at BUSCLK's falling edges. For proper initialization of the Z380 MPU, V_{DD} must be within operating specification and its BUSCLK must be stable for more than five cycles with $\overline{\text{RESET}}$ held Low. The $\overline{\text{RESET}}$ input has a built-in Schmitt trigger buffer to facilitate power-on-reset generation via an RC network.

Note that if a user system has devices external to the Z380 MPU that are clocked by IOCLK, these devices may require a $\overline{\text{RESET}}$ pulse width that spans over a number of IOCLK cycles (now at BUSCLK/8) for proper initialization.

The Z380 MPU proceeds to fetch its first instruction 3.5 BUSCLK cycles after $\overline{\text{RESET}}$ is deasserted, provided such deassertion meets the proper setup and hold times with reference to the falling edge of BUSCLK, as depicted in Figure 51 in the External Interface Section. Figure 52 in the same section indicates a synchronization of IOCLK when $\overline{\text{RESET}}$ is deasserted. Again with the proper setup and hold times being met, IOCLK's first rising edge is 11.5 BUSCLK cycles after the $\overline{\text{RESET}}$ deassertion, preceded by a minimum of 4 BUSCLK cycles where IOCLK is at Low.

Note that if $\overline{\text{BREQ}}$ is active when $\overline{\text{RESET}}$ is deasserted, the Z380 MPU would relinquish the bus instead of fetching its first instruction. IOCLK synchronization would still take place as described before.

Table 6. Effect of a Reset on Z380 CPU and Related I/O Registers

Register	Reset Value (hexadecimal)	Comments
Program Counter	00000000	PCz, PC
Stack Pointer	00000000	SPz, SP
I	000000	Iz, I
R	00	
Select Register	00000000	Register Bank 0 Selected: AF, Main, IX, IY Native Mode Word Mode Maskable Interrupts disabled, conditioned in Mode 0 Bus Request lock off
A and F Registers		Register Banks 0-3: A, F, A', F' unaffected
Register Extensions	0000	Register Bank 0: BCz, DEz, HLz, IXz, IYz, BCz', DEz', HLz', IXy', IYz' (All "non-extended" portions unaffected.) (Register Banks 1-3 unaffected.)
I/O Bus Control Register 0	00	IOCLK=BUSCLK/8
Interrupt Enable	01	/INT0 enabled; /INT3-1 disabled.
Assigned Vectors Base Register	00	
Trap and Break Register	00	

Table 7. Effect of a Reset on On-chip Peripheral Functions

Peripheral Functions	Reset Conditions
Memory Chip Selects and Waits	Lower Memory Chip Select Signal enabled for lowest 1 MBytes (00000000H-00FFFFFFH), with 7 T1, 3 T2, and 7 T3 waits. Upper Memory Chip Select Signal enabled for highest 16th MBytes (00F00000H - 00FFFFFFH), with 7 T1, 3 T2, and 7 T3 waits. Midrange Memory Chip Select Signal and waits disabled.
I/O Waits	External I/O read, write -- 7 waits. RETI -- 3 waits. Interrupt daisy chain -- 7 waits.
DRAM Refresh Controller	Disabled
Standby Mode	Disabled.

Standby Mode Exit With Bus Request

Optionally, if the BRXT bit of the Standby Mode Control Register (SMCR) was previously set, /STNBY goes to logic 1 when the /BREQ input is asserted, allowing the external crystal oscillator that drives the Z380 MPU's CLK input to restart. A warmup counter internal to the Z380 MPU proceeds to count, for a duration long enough for the oscillator to stabilize, which was selected with the WM bits in the SMCR. When the counter reaches its end-count, clocking resumes within the Z380 MPU and at the BUSCLK and IOCLK outputs.

The Z380 MPU relinquishes the system bus after clocking resumes, with the normal /BREQ, /BACK handshake procedure. The Z380 MPU regains the system bus when /BREQ goes inactive, again going through a normal handshake procedure.

Note that clocking continues, and the Z380 MPU is at the halt state.




Figure 52. Standby Mode Exit with Bus Request Timing

Standby Mode Entering Timing

Figure 51 shows standby mode entering timing in an example where IOCLK was programmed to be BUSCLK divided by 2. Note that clocking stops only after IOCLK has changed to logic 0.




Figure 53. Standby Mode Entering Timing

Standby Mode Exit With Reset

When /RESET is asserted, /STNBY goes to logic 1, allowing the external crystal oscillator that drives the Z380 MPU's CLKI input to restart. The /RESET pulse provided should be of a duration long enough for oscillator stabilization. The Z380 MPU exits standby mode, and when /RESET is

deasserted, it goes through the normal reset timing to start instruction execution at address 00000000H. Note that clocking resumes within the Z380 MPU and at the BUSCLK and IOCLK outputs soon after /RESET is asserted, when the crystal oscillator is not yet stabilized.




Figure 54. Standby Mode Exit with Reset Timing

Standby Mode Exit With External Interrupts

Standby mode can be exited by asserting input $\overline{\text{NMI}}$. Asserting the maskable interrupt inputs $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ may also exit standby mode, if the global interrupt flag IEF1 was previously enabled at logic 1, and for those requests individually enabled, as indicated in the Interrupt Enable Register.

When exit conditions are met, $\overline{\text{STNBY}}$ goes to logic 1, allowing the external crystal oscillator that drives the Z380 MPU's CLK input to restart.

The Z380 MPU's internal warmup counter proceeds to count, for a duration long enough for the oscillator to stabilize, as selected by the WM bits in the Standby Mode Control Register. When the counter reaches its end-count, clocking resumes within the Z380 MPU, as well as at the BUSCLK and IOCLK outputs. The Z380 MPU performs an interrupt acknowledge procedure appropriate to the interrupt request that initiated the standby mode exit.




Figure 55. Standby Mode Exit with External Interrupts Timing

Standby Mode for Onchip Crystal Oscillator

The previous discussions have been focused on situations where a direct clock is supplied to the Z380 MPU's CLKI input. Such a clock may be sourced by an external crystal with its oscillation circuit. In the case where a crystal is connected to the Z380 MPU's onchip oscillator, all standby functions described earlier apply. Items worth noting are as follows.

1) When standby mode is entered, the feedback path for the onchip oscillator is disabled, reducing power consumption.

2) A user can select a warm up time appropriate for the crystal being used, by programming the WM2-WM0 bits in the Standby Mode Control Register (SMCR).

Table 8. Z380 MPU Onchip I/O Registers

Register	Mnemonic	Onchip I/O Address
Lower Memory Chip Select Register 0	LMCS0	00000000H
Lower Memory Chip Select Register 1	LMCS1	00000001H
Upper Memory Chip Select Register 0	UMCS0	00000002H
Upper Memory Chip Select Register 1	UMCS1	00000003H
Midrange Memory Chip Select Register 0	MMCS0	00000004H
Midrange Memory Chip Select Register 1	MMCS1	00000005H
Midrange Memory Chip Select Register 2	MMCS2	00000006H
Midrange Memory Chip Select Register 3	MMCS3	00000007H
Lower Memory Waits Register	LMWR	00000008H
Upper Memory Waits Register	UMWR	00000009H
Midrange Memory Waits Register 0	MMWR0	0000000AH
Midrange Memory Waits Register 1	MMWR1	0000000BH
Midrange Memory Waits Register 2	MMWR2	0000000CH
Midrange Memory Waits Register 3	MMWR3	0000000DH
I/O Waits Register	IOWR	0000000EH
Refresh Waits Register	RFWR	0000000FH
Memory Selects Master Enable Register	MSMER	00000010H
I/O Bus Control Register 0	IOCR0	00000011H
I/O Bus Control Register 1	IOCR1	00000012H
Refresh Register 0	RFshr 0	00000013H
Refresh Register 1	RFshr1	00000014H
Refresh Register 2	RFshr2	00000015H
Standby Mode Control Register	SMCR	00000016H
Interrupt Enable Register	IER	00000017H
Assigned Vectors Base Register	AVBR	00000018H
Trap and Break Register	TRPBK	00000019H

ABSOLUTE MAXIMUM RATINGS

Voltage on V_{DD} with respect to V_{SS} -0.3V to +7.0V
 Voltage on all pins,
 with respect to V_{SS} -0.3V to ($V_{DD} + 0.3$)V
 Operating Ambient Temperature:
 Standard: 0 to +70°C
 Storage Temperature: -85°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods

STANDARD TEST CONDITIONS

The AC and DC Characteristics sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to V_{SS} (0V). Positive current flows into the referenced pin. Standard conditions are as follows:

$$4.5V < V_{DD} < 5.5V$$

$$V_{SS} = 0V$$

Standard test load on all outputs.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Note
V_{IH}	Input High Voltage	2.0	$V_{DD} + 0.3$	V	
V_{IL}	Input Low Voltage	-0.3	0.8	V	
V_{OH1}	Output High Voltage (-4 mA I_{OH})	2.4	-	V	
V_{OH2}	Output High Voltage (-250 μA I_{OH})	$V_{DD} - 0.8V$	-	V	
V_{OL}	Output Low Voltage (4 mA I_{OL})	-	0.5	V	
I_{IL}	Input Leakage Current	-10	10	μA	1
I_{TL}	3-state Leakage Current	-10	10	μA	2
I_{DD1}	Power Supply Current (@ 25 MHz)		TBS	mA	3
I_{DD2}	Power Supply Current (@ 40 MHz)		TBS	mA	3
I_{DD3}	Standby Power Supply Current	-	20	μA	4
C_{IN}	Input Capacitance (f=1 MHz)	-	15	pF	5
C_{OUT}	Output Capacitance (f=1 MHz)	-	15	pF	5
C_{IO}	I/O Capacitance (f=1 MHz)	-	15	pF	5
C_L	Output Load Capacitance	-	100	pF	
C_{LD}	AC Output Derating (Above 100 pF)	-	50	pS/pF	

Notes:

1. $0.4V < V_{IN} < 2.4V$
2. $0.4V < V_{OUT} < 2.4V$
3. $V_{DD} = 5.0V$, $V_{IH} = 4.8V$, $V_L = 0.2V$
4. $V_{DD} = 5.0V$, $V_{IH} = 4.8V$, $V_L = 0.2V$
5. Unmeasured pins returned to V_{SS} .

* All parameters are preliminary and subject to change without notice.

AC CHARACTERISTICS

No.	Symbol	Parameter	Z8038025		Z8038040		Unit
			Min	Max	Min	Max	
1	TcC	CLK Cycle Time	40	-	25	-	nS
2	TwCh	CLK Width High	15	-	9	-	nS
3	TwCl	CLK Width Low	15	-	9	-	nS
4	TrC	CLK Rise Time	0	4	0	2.5	nS
5	TfC	CLK Fall Time	0	4	0	2.5	nS
6	TdCr(BCr)	CLK Rise to BUSCLK Rise Delay	0	20	0	16	nS
7	TdCf(BCf)	CLK Fall to BUSCLK Fall Delay	0	20	0	16	nS
8	TdBCr(OUT)	BUSCLK Rise to Output Valid Delay	0	6.5	0	4	nS
9	TdBCf(OUT)	BUSCLK Fall to Output Valid Delay	0	6.5	0	4	nS
10	TsIn(BCr)	Input to BUSCLK Rise Setup Time	6.5	-	4	-	nS
11	ThIn(BCr)	Input to BUSCLK Rise Hold Time	0	-	0	-	nS
12	TsIn(BCf)	Input to BUSCLK Fall Setup Time	6.5	-	4	-	nS
13	ThIn(BCf)	Input to BUSCLK Fall Hold Time	0	-	0	-	nS
14	TdBCr(ICf)	BUSCLK Rise to IOCLK Fall Delay	0	6.5	0	4	nS
15	TdBCr(ICr)	BUSCLK Rise to IOCLK Rise Delay	0	6.5	0	4	nS
16	TdBCf(ICf)	BUSCLK Fall to IOCLK Fall Delay	0	6.5	0	4	nS
17	TdICr(OUT)	IOCLK Rise to Output Valid Delay	0	13	0	8	nS
18	TdICf(OUT)	IOCLK Fall to Output Valid Delay	0	13	0	8	nS
19	TsIn(ICr)	Input to IOCLK Rise Setup Time	13	-	8	-	nS
20	ThIn(ICr)	Input to IOCLK Rise Hold Time	0	-	0	-	nS
21	TsIn(ICf)	Input to IOCLK Fall Setup Time	13	-	8	-	nS
22	ThIn(ICf)	Input to IOCLK Fall Hold Time	0	-	0	-	nS
23	TwRES1	Reset Low Width	5	-	5	-	TcC
24	Tx01(02)	Output Skew (Same Clock Edge)	-3	+3	-2	+2	nS
25	Tx01(03)	Output Skew (Opposite Clock Edge)	-5	+5	-3	+3	nS
26	Tx01(01)	Output Skew (Opposite Clock Edge)	-2	+2	-1	+1	nS

Note:

Tx01(02) = [Output 1] TdBCr(OUT) - [Output 2] TdBCr(OUT)
or [Output 1] TdBCf(OUT) - [Output 2] TdBCf(OUT)
or [Output 1] TdICr(OUT) - [Output 2] TdICr(OUT)
or [Output 1] TdICf(OUT) - [Output 2] TdICf(OUT)


Tx01(03) = [Output 1] TdBCr(OUT) - [Output 3] TdBCf(OUT)
or [Output 1] TdBCf(OUT) - [Output 3] TdBCr(OUT)
or [Output 1] TdICr(OUT) - [Output 3] TdICf(OUT)
or [Output 1] TdICf(OUT) - [Output 3] TdICr(OUT)

Tx01(01) = [Output 1] TdBCr(OUT) - [Output 1] TdBCf(OUT)
or [Output 1] TdBCf(OUT) - [Output 1] TdBCr(OUT)
or [Output 1] TdICr(OUT) - [Output 1] TdICf(OUT)
or [Output 1] TdICf(OUT) - [Output 1] TdICr(OUT)

* All parameters are preliminary and subject to change without notice.

AC CHARACTERISTICS

Timing Diagram



APPENDIX A

	no esc	ED esc	DD esc	FD esc	CB esc	ED-CB	DD-CB	FD-CB
00	NOP	INO B,(n)	-	-	RLC B	RLCW BC	-	-
01	LD BC,nn	OUTO (n),B	LD (BC),IX	LD (BC),IY	RLC C	RLCW DE	LD BC,(SP+d)	-
02	LD (BC),A	LD BC,BC	LD BC,DE	LD BC,HL	RLC D	RLCW (HL)	RLCW (IX+d)	RLCW (IY+d)
03	INC BC	EX BC,IX	LD IX,(BC)	LD IY,(BC)	RLC E	RLCW HL	LD BC,(IX+d)	LD BC,(IY+d)
04	INC B	TST B	-	-	RLC H	RLCW IX	-	-
05	DEC B	EX BC,DE	-	-	RLC L	RLCW IY	-	-
06	LD B,n	LD (BC),nn	-	-	RLC (HL)	RLCW (nn)	RLC (IX+d)	RLC (IY+d)
07	RLCA	EX A,B	LD IX,BC	LD IY,BC	RLC A	-	-	-
08	EX AF,AF'	INO C,(n)	-	-	RRC B	RRCW BC	-	-
09	ADD HL,BC	OUTO (n),C	ADD IX,BC	ADD IY,BC	RRC C	RRCW DE	LD (SP+d),BC	-
0A	LD A,(BC)	-	-	-	RRC D	RRCW (HL)	RRCW (IX+d)	RRCW (IY+d)
0B	DEC BC	EX BC,IY	LD BC,IX	LD BC,IY	RRC E	RRCW HL	LD (IX+d),BC	LD (IY+d),BC
0C	INC C	TST C	LD BC,(BC)	LD (BC),BC	RRC H	RRCW IX	-	-
0D	DEC C	EX BC,HL	LD BC,(DE)	LD (DE),BC	RRC L	RRCW IY	-	-
0E	LD C,n	SWAP BC	-	-	RRC (HL)	RRCW (nn)	RRC (IX+d)	RRC (IY+d)
0F	RRCA	EX A,C	LD BC,(HL)	LD (HL),BC	RRC A	-	-	-
10	DJNZ e	INO D,(n)	DJNZ ee	DJNZ eee	RL B	RLW BC	-	-
11	LD DE,nn	OUTO (n),D	LD (DE),IX	LD (DE),IY	RL C	RLW DE	LD DE,(SP+d)	-
12	LD (DE),A	LD DE,BC	LD DE,DE	LD DE,HL	RL D	RLW (HL)	RLW (IX+d)	RLW (IY+d)
13	INC DE	EX DE,IX	LD IX,(DE)	LD IY,(DE)	RL E	RLW HL	LD DE,(IX+d)	LD DE,(IY+d)
14	INC D	TST D	-	-	RL H	RLW IX	-	-
15	DEC D	-	-	-	RL L	RLW IY	-	-
16	LD D,n	LD (DE),nn	-	-	RL (HL)	RLW (nn)	RL (IX+d)	RL (IY+d)
17	RLA	EX A,D	LD IX,DE	LD IY,DE	RL A	-	-	-
18	JR e	INO E,(n)	JR ee	JR eee	RR B	RRW BC	-	-
19	ADD HL,DE	OUTO (n),E	ADD IX,DE	ADD IY,DE	RR C	RRW DE	LD (SP+d),DE	-
1A	LD A,(DE)	-	-	-	RR D	RRW (HL)	RRW (IX+d)	RRW (IY+d)
1B	DEC DE	EX DE,IY	LD DE,IX	LD DE,IY	RR E	RRW HL	LD (IX+d),DE	LD (IY+d),DE
1C	INC E	TST E	LD DE,(BC)	LD (BC),DE	RR H	RRW IX	-	-
1D	DEC E	-	LD DE,(DE)	LD (DE),DE	RR L	RRW IY	-	-
1E	LD E,n	SWAP DE	-	-	RR (HL)	RRW (nn)	RR (IX+d)	RR (IY+d)
1F	RRA	EX A,E	LD DE,(HL)	LD (HL),DE	RR A	-	-	-
20	JR NZ,e	INO H,(n)	JR NZ,ee	JR NZ,eee	SLA B	SLAW BC	-	-
21	LD HL,nn	OUTO (n),H	LD IX,nn	LD IY,nn	SLA C	SLAW DE	LD IX,(SP+d)	LD IY,(SP+d)
22	LD (nn),HL	-	LD (nn),IX	LD (nn),IY	SLA D	SLAW (HL)	SLAW (IX+d)	SLAW (IY+d)
23	INC HL	-	INC IX	INC IY	SLA E	SLAW HL	LD IY,(IX+d)	LD IX,(IY+d)
24	INC H	TST H	INC IXU	INC IYU	SLA H	SLAW IX	-	-
25	DEC H	-	DEC IXU	DEC IYU	SLA L	SLAW IY	-	-
26	LD H,n	-	LD IXU,n	LD IYU,n	SLA (HL)	SLAW (nn)	SLA (IX+d)	SLA (IY+d)
27	DAA	EX A,H	LD IX,IY	LD IY,IX	SLA A	-	-	-
28	JR Z,e	INO L,(n)	JR Z,ee	JR Z,eee	SRA B	SRAW BC	-	-
29	ADD HL,HL	OUTO (n),L	ADD IX,IX	ADD IY,IY	SRA C	SRAW DE	LD (SP+d),IX	LD (SP+d),IY
2A	LD HL,(nn)	-	LD IX,(nn)	LD IY,(nn)	SRA D	SRAW (HL)	SRAW (IX+d)	SRAW (IY+d)
2B	DEC HL	EX IX,IY	DEC IX	DEC IY	SRA E	SRAW HL	LD (IX+d),IY	LD (IY+d),IX
2C	INC L	TST L	INC IXL	INC IYL	SRA H	SRAW IX	-	-
2D	DEC L	-	DEC IXL	DEC IYL	SRA L	SRAW IY	-	-
2E	LD L,n	-	LD IXL,n	LD IYL,n	SRA (HL)	SRAW (nn)	SRA (IX+d)	SRA (IY+d)
2F	CPL	EX A,L	CPLW	-	SRA A	-	-	-
30	JR NC,e	INO (n)	JR NC,ee	JR NC,eee	EX B,B'	EX BC,BC'	-	-

	no esc	ED esc	DD esc	FD esc	CB esc	ED-CB	DD-CB	FD-CB
31	LD SP,nn	-	LD (HL),IX	LD (HL),IY	EX C,C'	EX DE,DE'	LD HL,(SP+d)	-
32	LD (nn),A	LD HL,BC	LD HL,DE	LD HL,HL	EX D,D'	-	-	-
33	INC SP	EX HL,IX	LD IX,(HL)	LD IY,(HL)	EX E,E'	EX HL,HL'	LD HL,(IX+d)	LD HL,(IY+d)
34	INC (HL)	TST (HL)	INC (IX+d)	INC (IY+d)	EX H,H'	EX IX,IX'	-	-
35	DEC (HL)	-	DEC (IX+d)	DEC (IY+d)	EX L,L'	EX IY,IY'	-	-
36	LD (HL),n	LD (HL),nn	LD (IX+d),n	LD (IY+d),n	-	-	-	-
37	SCF	EX A,(HL)	LD IX,HL	LD IY,HL	EX A,A'	-	-	-
38	JR C,e	INO A,(n)	JR C,ee	JR C,eee	SRL B	SRLW BC	-	-
39	ADD HL,SP	OUT0 (n),A	ADD IX,SP	ADD IY,SP	SRL C	SRLW DE	LD (SP+d),HL	-
3A	LD A,(nn)	-	-	-	SRL D	SRLW (HL)	SLRW (IX+d)	SRLW (IY+d)
3B	DEC SP	EX HL,IY	LD HL,IX	LD HL,IY	SRL E	SRLW HL	LD (IX+d),HL	LD (IY+d),HL
3C	INC A	TST A	LD HL,(BC)	LD (BC),HL	SRL H	SRLW IX	-	-
3D	DEC A	-	LD HL,(DE)	LD (DE),HL	SRL L	SRLW IY	-	-
3E	LD A,n	SWAP HL	SWAP IX	SWAP IY	SRL (HL)	SRLW (nn)	SRL (IX+d)	SRL (IY+d)
3F	CCF	EX A,A	LD HL,(HL)	LD (HL),HL	SRL A	-	-	-
40	LD B,B	IN B,(C)	INW BC,(C)	-	BIT 0,B	LD MA,BC	-	-
41	LD B,C	OUT (C),B	OUTW (C),BC	-	BIT 0,C	LD MA,DE	LD MA,(SP+d)	-
42	LD B,D	SBC HL,BC	-	-	BIT 0,D	LD MA,(HL)	LD MA,(IX+d)	LD MA,(IY+d)
43	LD B,E	LD (nn),BC	-	-	BIT 0,E	LD MA,HL	-	-
44	LD B,H	NEG	LD B,IXU	LD B,IYU	BIT 0,H	LD MA,IX	-	-
45	LD B,L	RETN	LD B,IXL	LD B,IYL	BIT 0,L	LD MA,IY	-	-
46	LD B,(HL)	IM 0	LD B,(IX+d)	LD B,(IY+d)	BIT 0,(HL)	LD MA,(nn)	BIT 0,(IX+d)	BIT 0,(IY+d)
47	LD B,A	LD I,A	LD I,HL	-	BIT 0,A	LD MA,nn	-	-
48	LD C,B	IN C,(C)	PUSH MA	PUSH ME	BIT 1,B	LD MB,BC	-	-
49	LD C,C	OUT (C),C	PUSH MB	PUSH MF	BIT 1,C	LD MB,DE	LD MB,(SP+d)	-
4A	LD C,D	ADC HL,BC	PUSH MC	PUSH MG	BIT 1,D	LD MB,(HL)	LD MB,(IX+d)	LD MB,(IY+d)
4B	LD C,E	LD BC,(nn)	PUSH MD	PUSH MH	BIT 1,E	LD MB,HL	-	-
4C	LD C,H	MLT BC	LD C,IXU	LD C,IYU	BIT 1,H	LD MB,IX	-	-
4D	LD C,L	RETI	LD C,IXL	LD C,IYL	BIT 1,L	LD MB,IY	-	-
4E	LD C,(HL)	IM 3	LD C,(IX+d)	LD C,(IY+d)	BIT 1,(HL)	LD MB,(nn)	BIT 1,(IX+d)	BIT 1,(IY+d)
4F	LD C,A	LD R,A	-	-	BIT 1,A	LD MB,nn	-	-
50	LD D,B	IN D,(C)	INW DE,(C)	-	BIT 2,B	LD MC,BC	-	-
51	LD D,C	OUT (C),D	OUTW (C),DE	-	BIT 2,C	LD MC,DE	LD MC,(SP+d)	-
52	LD D,D	SBC HL,DE	-	-	BIT 2,D	LD MC,(HL)	LD MC,(IX+d)	LD MC,(IY+d)
53	LD D,E	LD (nn),DE	-	-	BIT 2,E	LD MC,HL	-	-
54	LD D,H	NEGW	LD D,IXU	LD D,IYU	BIT 2,H	LD MC,IX	-	-
55	LD D,L	reserved	LD D,IXL	LD D,IYL	BIT 2,L	LD MC,IY	-	-
56	LD D,(HL)	IM 1	LD D,(IX+d)	LD D,(IY+d)	BIT 2,(HL)	LD MC,(nn)	BIT 2,(IX+d)	BIT 2,(IY+d)
57	LD D,A	LD A,I	LD HL,I	-	BIT 2,A	LD MC,nn	-	-
58	LD E,B	IN E,(C)	POP MA	POP ME	BIT 3,B	LD MD,BC	-	-
59	LD E,C	OUT (C),E	POP MB	POP MF	BIT 3,C	LD MD,DE	LD MD,(SP+d)	-
5A	LD E,D	ADC HL,DE	POP MC	POP MG	BIT 3,D	LD MD,(HL)	LD MD,(IX+d)	LD MD,(IY+d)
5B	LD E,E	LD DE,(nn)	POP MD	POP MH	BIT 3,E	LD MD,HL	-	-
5C	LD E,H	MLT DE	LD E,IXU	LD E,IYU	BIT 3,H	LD MD,IX	-	-
5D	LD E,L	RETD	LD E,IXL	LD E,IYL	BIT 3,L	LD MD,IY	-	-
5E	LD E,(HL)	IM 2	LD E,(IX+d)	LD E,(IY+d)	BIT 3,(HL)	LD MD,(nn)	BIT 3,(IX+d)	BIT 3,(IY+d)
5F	LD E,A	LD A,R	-	-	BIT 3,A	LD MD,nn	-	-
60	LD H,B	IN H,(C)	LD IXU,B	LD IYU,B	BIT 4,B	LD ME,BC	-	-
61	LD H,C	OUT (C),H	LD IXU,C	LD IYU,C	BIT 4,C	LD ME,DE	LD ME,(SP+d)	-
62	LD H,D	SBC HL,HL	LD IXU,D	LD IYU,D	BIT 4,D	LD ME,(HL)	LD ME,(IX+d)	LD ME,(IY+d)
63	LD H,E	LD (nn),HL	LD IXU,E	LD IYU,E	BIT 4,E	LD ME,HL	-	-

APPENDIX A (Continued)

	no esc	ED esc	DD esc	FD esc	CB esc	ED-CB	DD-CB	FD-CB
64	LD H,H	TST m	LD IXU,IXU	LD IYU,IYU	BIT 4,H	LD ME,IX	-	-
65	LD H,L	EXTS	LD IXU,IXL	LD IYU,IYL	BIT 4,L	LD ME,IY	-	-
66	LD H,(HL)	-	LD H,(IX+d)	LD H,(IY+d)	BIT 4,(HL)	LD ME,(nn)	BIT 4,(IX+d)	BIT 4,(IY+d)
67	LD H,A	RRO	LD IXU,A	LD IYU,A	BIT 4,A	LD ME,nn	-	-
68	LD L,B	IN L,(C)	LD IXL,B	LD IYL,B	BIT 5,B	LD MF,BC	-	-
69	LD L,C	OUT (C),L	LD IXL,C	LD IYL,C	BIT 5,C	LD MF,DE	LD MF,(SP+d)	-
6A	LD L,D	ADC HL,HL	LD IXL,D	LD IYL,D	BIT 5,D	LD MF,(HL)	LD MF,(IX+d)	LD MF,(IY+d)
6B	LD L,E	LD HL,(nn)	LD IXL,E	LD IYL,E	BIT 5,E	LD MF,HL	-	-
6C	LD L,H	MLT HL	LD IXL,IXU	LD IYL,IYU	BIT 5,H	LD MF,IX	-	-
6D	LD L,L	-	LD IXL,IXL	LD IYL,IYL	BIT 5,L	LD MF,IY	-	-
6E	LD L,(HL)	-	LD L,(IX+d)	LD L,(IY+d)	BIT 5,(HL)	LD MF,(nn)	BIT 5,(IX+d)	BIT 5,(IY+d)
6F	LD L,A	RLO	LD IXL,A	LD IYL,A	BIT 5,A	LD MF,nn	-	-
70	LD (HL),B	-	LD (IX+d),B	LD (IY+d),B	BIT 6,B	LD MG,BC	-	-
71	LD (HL),C	OUT (C),n	LD (IX+d),C	LD (IY+d),C	BIT 6,C	LD MG,DE	LD MG,(SP+d)	-
72	LD (HL),D	SBC HL,SP	LD (IX+d),D	LD (IY+d),D	BIT 6,D	LD MG,(HL)	LD MG,(IX+d)	LD MG,(IY+d)
73	LD (HL),E	LD (nn),SP	LD (IX+d),E	LD (IY+d),E	BIT 6,E	LD MG,HL	-	-
74	LD (HL),H	TSTIO m	LD (IX+d),H	LD (IY+d),H	BIT 6,H	LD MG,IX	-	-
75	LD (HL),L	EXTSW	LD (IX+d),L	LD (IY+d),L	BIT 6,L	LD MG,IY	-	-
76	HALT	SLP	-	-	BIT 6,(HL)	LD MG,(nn)	BIT 6,(IX+d)	BIT 6,(IY+d)
77	LD (HL),A	-	LD (IX+d),A	LD (IY+d),A	BIT 6,A	LD MG,nn	-	-
78	LD A,B	IN A,(C)	INW HL,(C)	-	BIT 7,B	LD MH,BC	-	-
79	LD A,C	OUT (C),A	OUTW (C),HL	OUTW (C),nn	BIT 7,C	LD MH,DE	LD MH,(SP+d)	-
7A	LD A,D	ADC HL,SP	-	-	BIT 7,D	LD MH,(HL)	LD MH,(IX+d)	LD MH,(IY+d)
7B	LD A,E	LD SP,(nn)	-	-	BIT 7,E	LD MH,HL	-	-
7C	LD A,H	MLT SP	LD A,IXU	LD A,IYU	BIT 7,H	LD MH,IX	-	-
7D	LD A,L	-	LD A,IXL	LD A,IYL	BIT 7,L	LD MH,IY	-	-
7E	LD A,(HL)	-	LD A,(IX+d)	LD A,(IY+d)	BIT 7,(HL)	LD MH,(nn)	BIT 7,(IX+d)	BIT 7,(IY+d)
7F	LD A,A	-	-	-	BIT 7,A	LD MH,nn	-	-
80	ADD A,B	-	ADDW MA	ADDW ME	RES 0,B	MULT B	-	-
81	ADD A,C	-	ADDW MB	ADDW MF	RES 0,C	MULT C	-	-
82	ADD A,D	ADDW SP,nn	ADDW MC	ADDW MG	RES 0,D	MULT D	MULT (IX+d)	MULT (IY+d)
83	ADD A,E	OTIM	ADDW MD	ADDW MH	RES 0,E	MULT E	-	-
84	ADD A,H	ADDW BC	ADD IXU	ADD IYU	RES 0,H	MULT H	-	-
85	ADD A,L	ADDW DE	ADD IXL	ADD IYL	RES 0,L	MULT L	-	-
86	ADD A,(HL)	ADDW nn	ADD A,(IX+d)	ADD A,(IY+d)	RES 0,(HL)	MULT n	RES 0,(IX+d)	RES 0,(IY+d)
87	ADD A,A	ADDW HL	ADDW IX	ADDW IY	RES 0,A	MULT A	-	-
88	ADC A,B	-	ADCW MA	ADCW ME	RES 1,B	MULTU B	-	-
89	ADC A,C	-	ADCW MB	ADCW MF	RES 1,C	MULTU C	-	-
8A	ADC A,D	-	ADCW MC	ADCW MG	RES 1,D	MULTU D	MULTU (IX+d)	MULTU (IY+d)
8B	ADC A,E	OTDM	ADCW MD	ADCW MH	RES 1,E	MULTU E	-	-
8C	ADC A,H	ADCW BC	ADC A,IXU	ADC A,IYU	RES 1,H	MULTU H	-	-
8D	ADC A,L	ADCW DE	ADC A,IXL	ADC A,IYL	RES 1,L	MULTU L	-	-
8E	ADC A,(HL)	ADCW nn	ADC A,(IX+d)	ADC A,(IY+d)	RES 1,(HL)	MULTU n	RES 1,(IX+d)	RES 1,(IY+d)
8F	ADC A,A	ADCW HL	ADCW IX	ADCW IY	RES 1,A	MULTU A	-	-
90	SUB B	-	SUBW MA	SUBW ME	RES 2,B	MULTW BC	-	-
91	SUB C	-	SUBW MB	SUBW MF	RES 2,C	MULTW DE	-	-
92	SUB D	SUBW SP,nn	SUBW MC	SUBW MG	RES 2,D	-	MULTW (IX+d)	MULTW (IY+d)
93	SUB E	OTIMR	SUBW MD	SUBW MH	RES 2,E	MULTW HL	-	-
94	SUB H	SUBW BC	SUB IXU	SUB IYU	RES 2,H	MULTW IX	-	-
95	SUB L	SUBW DE	SUB IXL	SUB IYL	RES 2,L	MULTW IY	-	-
96	SUB (HL)	SUBW nn	SUB (IX+d)	SUB (IY+d)	RES 2,(HL)	MULTW (nn)	RES 2,(IX+d)	RES 2,(IY+d)
97	SUB A	SUBW HL	SUBW IX	SUBW IY	RES 2,A	MULTW nn	-	-

	no esc	ED esc	DD esc	FD esc	CB esc	ED-CB	DD-CB	FD-CB
98	SBC A,B	-	SBCW MA	SBCW ME	RES 3,B	MULTUW BC	-	-
99	SBC A,C	-	SBCW MB	SBCW MF	RES 3,C	MULTUW DE	-	-
9A	SBC A,D	-	SBCW MC	SBCW MG	RES 3,D	-	MULTUW (IX+d)	MULTUW (IY+d)
9B	SBC A,E	OTDMR	SBCW MD	SBCW MH	RES 3,E	MULTUW HL	-	-
9C	SBC A,H	SBCW BC	SBC A,IXU	SBC A,IYU	RES 3,H	MULTUW IX	-	-
9D	SBC A,L	SBCW DE	SBC A,IXL	SBC A,IYL	RES 3,L	MULTUW IY	-	-
9E	SBC A,(HL)	SBCW nn	SBC A,(IX+d)	SBC A,(IY+d)	RES 3,(HL)	MULTUW (nn)	RES 3,(IX+d)	RES 3,(IY+d)
9F	SBC A,A	SBCW HL	SBCW IX	SBCW IY	RES 3,A	MULTUW nn	-	-
A0	AND B	LDI	ANDW MA	ANDW ME	RES 4,B	DIV B	-	-
A1	AND C	CPI	ANDW MB	ANDW MF	RES 4,C	DIV C	-	-
A2	AND D	INI	ANDW MC	ANDW MG	RES 4,D	DIV D	DIV (IX+d)	DIV (IY+d)
A3	AND E	OUTI	ANDW MD	ANDW MH	RES 4,E	DIV E	-	-
A4	AND H	ANDW BC	AND IXU	AND IYU	RES 4,H	DIV H	-	-
A5	AND L	ANDW DE	AND IXL	AND IYL	RES 4,L	DIV L	-	-
A6	AND (HL)	ANDW nn	AND (IX+d)	AND (IY+d)	RES 4,(HL)	DIV n	RES 4,(IX+d)	RES 4,(IY+d)
A7	AND A	ANDW HL	ANDW IX	ANDW IY	RES 4,A	DIV A	-	-
A8	XOR B	LDD	XORW MA	XORW ME	RES 5,B	DIVU B	-	-
A9	XOR C	CPD	XORW MB	XORW MF	RES 5,C	DIVU C	-	-
AA	XOR D	IND	XORW MC	XORW MG	RES 5,D	DIVU D	DIVU (IX+d)	DIVU (IY+d)
AB	XOR E	OUTD	XORW MD	XORW MH	RES 5,E	DIVU E	-	-
AC	XOR H	XORW BC	XOR IXU	XOR IYU	RES 5,H	DIVU H	-	-
AD	XOR L	XORW DE	XOR IXL	XOR IYL	RES 5,L	DIVU L	-	-
AE	XOR (HL)	XORW nn	XOR (IX+d)	XOR (IY+d)	RES 5,(HL)	DIVU n	RES 5,(IX+d)	RES 5,(IY+d)
AF	XOR A	XORW HL	XORW IX	XORW IY	RES 5,A	DIVU A	-	-
B0	OR B	LDIR	ORW MA	ORW ME	RES 6,B	DIVW BC	-	-
B1	OR C	CPIR	ORW MB	ORW MF	RES 6,C	DIVW DE	-	-
B2	OR D	INIR	ORW MC	ORW MG	RES 6,D	-	DIVW (IX+d)	DIVW (IY+d)
B3	OR E	OTIR	ORW MD	ORW MH	RES 6,E	DIVW HL	-	-
B4	OR H	ORW BC	OR IXU	OR IYU	RES 6,H	DIVW IX	-	-
B5	OR L	ORW DE	OR IXL	OR IYL	RES 6,L	DIVW IY	-	-
B6	OR (HL)	ORW nn	OR (IX+d)	OR (IY+d)	RES 6,(HL)	DIVW (nn)	RES 6,(IX+d)	RES 6,(IY+d)
B7	OR A	ORW HL	ORW IX	ORW IY	RES 6,A	DIVW nn	-	-
B8	CP B	LDDR	CPW MA	CPW ME	RES 7,B	DIVUW BC	-	-
B9	CP C	CPDR	CPW MB	CPW MF	RES 7,C	DIVUW DE	-	-
BA	CP D	INDR	CPW MC	CPW MG	RES 7,D	-	DIVUW (IX+d)	DIVUW (IY+d)
BB	CP E	OTDR	CPW MD	CPW MH	RES 7,E	DIVUW HL	-	-
BC	CP H	CPW BC	CP IXU	CP IYU	RES 7,H	DIVUW IX	-	-
BD	CP L	CPW DE	CP IXL	CP IYL	RES 7,L	DIVUW IY	-	-
BE	CP (HL)	CPW nn	CP (IX+d)	CP (IY+d)	RES 7,(HL)	DIVUW (nn)	RES 7,(IX+d)	RES 7,(IY+d)
BF	CP A	CPW HL	CPW IX	CPW IY	RES 7,A	DIVUW nn	-	-
C0	RET NZ	LDCTL HL,SR	DDIR W	DDIR LW	SET 0,B	LD BC,MA	-	-
C1	POP BC	POP SR	DDIR IB,W	DDIR IB,LW	SET 0,C	LD DE,MA	LD (SP+d),MA	-
C2	JP NZ,nn	-	DDIR IW,W	DDIR IW,LW	SET 0,D	LD (HL),MA	LD (IX+d),MA	LD (IY+d),MA
C3	JP nn	-	DDIR IB	DDIR IW	SET 0,E	LD HL,MA	-	-
C4	CALL NZ,nn	CALR NZ,e	CALR NZ,ee	CALR NZ,eee	SET 0,H	LD IX,MA	-	-
C5	PUSH BC	PUSH SR	-	-	SET 0,L	LD IY,MA	-	-
C6	ADD A,n	ADDW (nn)	ADDW (IX+d)	ADDW (IY+d)	SET 0,(HL)	LD (nn),MA	SET 0,(IX+d)	SET 0,(IY+d)
C7	RST 0	-	-	-	SET 0,A	-	-	-
C8	RET Z	LDCTL SR,HL	LDCTL SR,A	-	SET 1,B	LD BC,MB	-	-
C9	RET	-	-	-	SET 1,C	LD DE,MB	LD (SP+d),MB	-
CA	JP Z,nn	-	LDCTL SR,n	-	SET 1,D	LD (HL),MB	LD (IX+d),MB	LD (IY+d),MB
CB	escape	escape	escape	escape	SET 1,E	LD HL,MB	-	-
CC	CALL Z,nn	CALR Z,e	CALR Z,ee	CALR Z,eee	SET 1,H	LD IX,MB	-	-
CD	CALL nn	CALR e	CALR ee	CALR eee	SET 1,L	LD IY,MB	-	-

APPENDIX A (Continued)

	no esc	ED esc	DD esc	FD esc	CB esc	ED-CB	DD-CB	FD-CB
CE	ADC A,n	ADCW (nn)	ADCW (IX+d)	ADCW (IY+d)	SET 1,(HL)	LD (nn),MB	SET 1,(IX+d)	SET 1,(IY+d)
CF	RST 1	BTEST	MTEST	-	SET 1,A	-	-	-
D0	RET NC	LDCTL A,DSR	LDCTL A,XSR	LDCTL A,YSR	SET 2,B	LD BC,MC	-	-
D1	POP DE	-	-	-	SET 2,C	LD DE,MC	LD (SP+d),MC	-
D2	JP NC,nn	-	-	-	SET 2,D	LD (HL),MC	LD (IX+d),MC	LD (IY+d),MC
D3	OUT (n),A	OUTA (nn),A	-	OUTAW (nn),HL	SET 2,E	LD HL,MC	-	-
D4	CALL NC,nn	CALR NC,e	CALR NC,ee	CALR NC,eee	SET 2,H	LD IX,MC	-	-
D5	PUSH DE	-	-	-	SET 2,L	LD IY,MC	-	-
D6	SUB n	SUBW (nn)	SUBW (IX+d)	SUBW (IY+d)	SET 2,(HL)	LD (nn),MC	SET 2,(IX+d)	SET 2,(IY+d)
D7	RST 2	-	-	-	SET 2,A	-	-	-
D8	RET C	LDCTL DSR,A	LDCTL XSR,A	LDCTL YSR,A	SET 3,B	LD BC,MD	-	-
D9	EXX	EXALL	EXXX	EXXY	SET 3,C	LD DE,MD	LD (SP+d),MD	-
DA	JP C,nn	LDCTL DSR,n	LDCTL XSR,n	LDCTL YSR,n	SET 3,D	LD (HL),MD	LD (IX+d),MD	LD (IY+d),MD
DB	IN A,(n)	INA A,(nn)	-	INAW HL,(nn)	SET 3,E	LD HL,MD	-	-
DC	CALL C,nn	CALR C,e	CALR C,ee	CALR C,eee	SET 3,H	LD IX,MD	-	-
DD	escape	reserved	reserved	reserved	SET 3,L	LD IY,MD	-	-
DE	SBC A,n	SBCW (nn)	SBCW (IX+d)	SBCW (IY+d)	SET 3,(HL)	LD (nn),MD	SET 3,(IX+d)	SET 3,(IY+d)
DF	RST 3	-	-	-	SET 3,A	-	-	-
E0	RET PO	LDIW	-	-	SET 4,B	LD BC,ME	-	-
E1	POP HL	-	POP IX	POP IY	SET 4,C	LD DE,ME	LD (SP+d),ME	-
E2	JP PO,nn	INIW	-	-	SET 4,D	LD (HL),ME	LD (IX+d),ME	LD (IY+d),ME
E3	EX (SP),HL	OTIW	EX (SP),IX	EX (SP),IY	SET 4,E	LD HL,ME	-	-
E4	CALL PO,nn	CALR PO,e	CALR PO,ee	CALR PO,eee	SET 4,H	LD IX,ME	-	-
E5	PUSH HL	-	PUSH IX	PUSH IY	SET 4,L	LD IY,ME	-	-
E6	AND n	ANDW (nn)	ANDW (IX+d)	ANDW (IY+d)	SET 4,(HL)	LD (nn),ME	SET 4,(IX+d)	SET 4,(IY+d)
E7	RST 4	-	-	-	SET 4,A	-	-	-
E8	RET PE	LDDW	-	-	SET 5,B	LD BC,MF	-	-
E9	JP (HL)	-	JP (IX)	JP (IY)	SET 5,C	LD DE,MF	LD (SP+d),MF	-
EA	JP PE,nn	INDW	-	-	SET 5,D	LD (HL),MF	LD (IX+d),MF	LD (IY+d),MF
EB	EX DE,HL	OUTDW	-	-	SET 5,E	LD HL,MF	-	-
EC	CALL PE,nn	CALR PE,e	CALR PE,ee	CALR PE,eee	SET 5,H	LD IX,MF	-	-
ED	escape	reserved	reserved	reserved	SET 5,L	LD IY,MF	-	-
EE	XOR n	XORW (nn)	XORW (IX+d)	XORW (IY+d)	SET 5,(HL)	LD (nn),MF	SET 5,(IX+d)	SET 5,(IY+d)
EF	RST 5	-	-	-	SET 5,A	-	-	-
F0	RET P	LDIRW	-	-	SET 6,B	LD BC,MG	-	-
F1	POP AF	-	-	-	SET 6,C	LD DE,MG	LD (SP+d),MG	-
F2	JP P,nn	INIRW	-	-	SET 6,D	LD (HL),MG	LD (IX+d),MG	LD (IY+d),MG
F3	DI	OTIRW	DI nn	-	SET 6,E	LD HL,MG	-	-
F4	CALL P,nn	CALR P,e	CALR P,ee	CALR P,eee	SET 6,H	LD IX,MG	-	-
F5	PUSH AF	-	-	PUSH nn	SET 6,L	LD IY,MG	-	-
F6	OR n	ORW (nn)	ORW (IX+d)	ORW (IY+d)	SET 6,(HL)	LD (nn),MG	SET 6,(IX+d)	SET 6,(IY+d)
F7	RST 6	SETC LCK	SETC LW	SETC XM	SET 6,A	-	-	-
F8	RET M	LDDRW	-	-	SET 7,B	LD BC,MH	-	-
F9	LD SP,HL	-	LD SP,IX	LD SP,IY	SET 7,C	LD DE,MH	LD (SP+d),MH	-
FA	JP M,nn	INDRW	-	-	SET 7,D	LD (HL),MH	LD (IX+d),MH	LD (IY+d),MH
FB	EI	OTDRW	EI nn	-	SET 7,E	LD HL,MH	-	-
FC	CALL M,nn	CALR M,e	CALR M,ee	CALR M,eee	SET 7,H	LD IX,MH	-	-
FD	escape	reserved	reserved	reserved	SET 7,L	LD IY,MH	-	-
FE	CP n	CPW (nn)	CPW (IX+d)	CPW (IY+d)	SET 7,(HL)	LD (nn),MH	SET 7,(IX+d)	SET 7,(IY+d)
FF	RST 7	RESC LCK	RESC LW	-	SET 7,A	-	-	-

op	ED-ED	ED-DD	ED-FD	op	ED-ED	ED-DD	ED-FD
00	RES 0,BC	BIT 0,BC	SET 0,BC	36	-	-	-
01	RES 0,DE	BIT 0,DE	SET 0,DE	37	-	-	-
02	-	-	-	38	RES 7,BC	BIT 7,BC	SET 7,BC
03	RES 0,HL	BIT 0,HL	SET 0,HL	39	RES 7,DE	BIT 7,DE	SET 7,DE
04	RES 0,IX	BIT 0,IX	SET 0,IX	3A	-	-	-
05	RES 0,IY	BIT 0,IY	SET 0,IY	3B	RES 7,HL	BIT 7,HL	SET 7,HL
06	-	-	-	3C	RES 7,IX	BIT 7,IX	SET 7,IX
07	-	-	-	3D	RES 7,IY	BIT 7,IY	SET 7,IY
08	RES 1,BC	BIT 1,BC	SET 1,BC	3E	-	-	-
09	RES 1,DE	BIT 1,DE	SET 1,DE	3F	-	-	-
0A	-	-	-	40	RES 8,BC	BIT 8,BC	SET 8,BC
0B	RES 1,HL	BIT 1,HL	SET 1,HL	41	RES 8,DE	BIT 8,DE	SET 8,DE
0C	RES 1,IX	BIT 1,IX	SET 1,IX	42	-	-	-
0D	RES 1,IY	BIT 1,IY	SET 1,IY	43	RES 8,HL	BIT 8,HL	SET 8,HL
0E	-	-	-	44	RES 8,IX	BIT 8,IX	SET 8,IX
0F	-	-	-	45	RES 8,IY	BIT 8,IY	SET 8,IY
10	RES 2,BC	BIT 2,BC	SET 2,BC	46	-	-	-
11	RES 2,DE	BIT 2,DE	SET 2,DE	47	-	-	-
12	-	-	-	48	RES 9,BC	BIT 9,BC	SET 9,BC
13	RES 2,HL	BIT 2,HL	SET 2,HL	49	RES 9,DE	BIT 9,DE	SET 9,DE
14	RES 2,IX	BIT 2,IX	SET 2,IX	4A	-	-	-
15	RES 2,IY	BIT 2,IY	SET 2,IY	4B	RES 9,HL	BIT 9,HL	SET 9,HL
16	-	-	-	4C	RES 9,IX	BIT 9,IX	SET 9,IX
17	-	-	-	4D	RES 9,IY	BIT 9,IY	SET 9,IY
18	RES 3,BC	BIT 3,BC	SET 3,BC	4E	-	-	-
19	RES 3,DE	BIT 3,DE	SET 3,DE	4F	-	-	-
1A	-	-	-	50	RES 10,BC	BIT 10,BC	SET 10,BC
1B	RES 3,HL	BIT 3,HL	SET 3,HL	51	RES 10,DE	BIT 10,DE	SET 10,DE
1C	RES 3,IX	BIT 3,IX	SET 3,IX	52	-	-	-
1D	RES 3,IY	BIT 3,IY	SET 3,IY	53	RES 10,HL	BIT 10,HL	SET 10,HL
1E	-	-	-	54	RES 10,IX	BIT 10,IX	SET 10,IX
1F	-	-	-	55	RES 10,IY	BIT 10,IY	SET 10,IY
20	RES 4,BC	BIT 4,BC	SET 4,BC	56	-	-	-
21	RES 4,DE	BIT 4,DE	SET 4,DE	57	-	-	-
22	-	-	-	58	RES 11,BC	BIT 11,BC	SET 11,BC
23	RES 4,HL	BIT 4,HL	SET 4,HL	59	RES 11,DE	BIT 11,DE	SET 11,DE
24	RES 4,IX	BIT 4,IX	SET 4,IX	5A	-	-	-
25	RES 4,IY	BIT 4,IY	SET 4,IY	5B	RES 11,HL	BIT 11,HL	SET 11,HL
26	-	-	-	5C	RES 11,IX	BIT 11,IX	SET 11,IX
27	-	-	-	5D	RES 11,IY	BIT 11,IY	SET 11,IY
28	RES 5,BC	BIT 5,BC	SET 5,BC	5E	-	-	-
29	RES 5,DE	BIT 5,DE	SET 5,DE	5F	-	-	-
2A	-	-	-	60	RES 12,BC	BIT 12,BC	SET 12,BC
2B	RES 5,HL	BIT 5,HL	SET 5,HL	61	RES 12,DE	BIT 12,DE	SET 12,DE
2C	RES 5,IX	BIT 5,IX	SET 5,IX	62	-	-	-
2D	RES 5,IY	BIT 5,IY	SET 5,IY	63	RES 12,HL	BIT 12,HL	SET 12,HL
2E	-	-	-	64	RES 12,IX	BIT 12,IX	SET 12,IX
2F	-	-	-	65	RES 12,IY	BIT 12,IY	SET 12,IY
30	RES 6,BC	BIT 6,BC	SET 6,BC	66	-	-	-
31	RES 6,DE	BIT 6,DE	SET 6,DE	67	-	-	-
32	-	-	-	68	RES 13,BC	BIT 13,BC	SET 13,BC
33	RES 6,HL	BIT 6,HL	SET 6,HL	69	RES 13,DE	BIT 13,DE	SET 13,DE
34	RES 6,IX	BIT 6,IX	SET 6,IX	6A	-	-	-
35	RES 6,IY	BIT 6,IY	SET 6,IY	6B	RES 13,HL	BIT 13,HL	SET 13,HL

APPENDIX A (Continued)

op	ED-ED	ED-DD	ED-FD
6C	RES 13,IX	BIT 13,IX	SET 13,IX
6D	RES 13,IY	BIT 13,IY	SET 13,IY
6E	-	-	-
6F	-	-	-
70	RES 14,BC	BIT 14,BC	SET 14,BC
71	RES 14,DE	BIT 14,DE	SET 14,DE
72	-	-	-
73	RES 14,HL	BIT 14,HL	SET 14,HL
74	RES 14,IX	BIT 14,IX	SET 14,IX
75	RES 14,IY	BIT 14,IY	SET 14,IY
76	-	-	-
77	-	-	-
78	RES 15,BC	BIT 15,BC	SET 15,BC
79	RES 15,DE	BIT 15,DE	SET 15,DE
7A	-	-	-
7B	RES 15,HL	BIT 15,HL	SET 15,HL
7C	RES 15,IX	BIT 15,IX	SET 15,IX
7D	RES 15,IY	BIT 15,IY	SET 15,IY
7E	-	-	-
7F	-	-	-
80	RES 16,BC	BIT 16,BC	SET 16,BC
81	RES 16,DE	BIT 16,DE	SET 16,DE
82	-	-	-
83	RES 16,HL	BIT 16,HL	SET 16,HL
84	RES 16,IX	BIT 16,IX	SET 16,IX
85	RES 16,IY	BIT 16,IY	SET 16,IY
86	-	-	-
87	-	-	-
88	RES 17,BC	BIT 17,BC	SET 17,BC
89	RES 17,DE	BIT 17,DE	SET 17,DE
8A	-	-	-
8B	RES 17,HL	BIT 17,HL	SET 17,HL
8C	RES 17,IX	BIT 17,IX	SET 17,IX
8D	RES 17,IY	BIT 17,IY	SET 17,IY
8E	-	-	-
8F	-	-	-
90	RES 18,BC	BIT 18,BC	SET 18,BC
91	RES 18,DE	BIT 18,DE	SET 18,DE
92	-	-	-
93	RES 18,HL	BIT 18,HL	SET 18,HL
94	RES 18,IX	BIT 18,IX	SET 18,IX
95	RES 18,IY	BIT 18,IY	SET 18,IY
96	-	-	-
97	-	-	-
98	RES 19,BC	BIT 19,BC	SET 19,BC
99	RES 19,DE	BIT 19,DE	SET 19,DE
9A	-	-	-
9B	RES 19,HL	BIT 19,HL	SET 19,HL
9C	RES 19,IX	BIT 19,IX	SET 19,IX
9D	RES 19,IY	BIT 19,IY	SET 19,IY
9E	-	-	-
9F	-	-	-

op	ED-ED	ED-DD	ED-FD
A0	RES 20,BC	BIT 20,BC	SET 20,BC
A1	RES 20,DE	BIT 20,DE	SET 20,DE
A2	-	-	-
A3	RES 20,HL	BIT 20,HL	SET 20,HL
A4	RES 20,IX	BIT 20,IX	SET 20,IX
A5	RES 20,IY	BIT 20,IY	SET 20,IY
A6	-	-	-
A7	-	-	-
A8	RES 21,BC	BIT 21,BC	SET 21,BC
A9	RES 21,DE	BIT 21,DE	SET 21,DE
AA	-	-	-
AB	RES 21,HL	BIT 21,HL	SET 21,HL
AC	RES 21,IX	BIT 21,IX	SET 21,IX
AD	RES 21,IY	BIT 21,IY	SET 21,IY
AE	-	-	-
AF	-	-	-
B0	RES 22,BC	BIT 22,BC	SET 22,BC
B1	RES 22,DE	BIT 22,DE	SET 22,DE
B2	-	-	-
B3	RES 22,HL	BIT 22,HL	SET 22,HL
B4	RES 22,IX	BIT 22,IX	SET 22,IX
B5	RES 22,IY	BIT 22,IY	SET 22,IY
B6	-	-	-
B7	-	-	-
B8	RES 23,BC	BIT 23,BC	SET 23,BC
B9	RES 23,DE	BIT 23,DE	SET 23,DE
BA	-	-	-
BB	RES 23,HL	BIT 23,HL	SET 23,HL
BC	RES 23,IX	BIT 23,IX	SET 23,IX
BD	RES 23,IY	BIT 23,IY	SET 23,IY
BE	-	-	-
BF	-	-	-
C0	RES 24,BC	BIT 24,BC	SET 24,BC
C1	RES 24,DE	BIT 24,DE	SET 24,DE
C2	-	-	-
C3	RES 24,HL	BIT 24,HL	SET 24,HL
C4	RES 24,IX	BIT 24,IX	SET 24,IX
C5	RES 24,IY	BIT 24,IY	SET 24,IY
C6	-	-	-
C7	-	-	-
C8	RES 25,BC	BIT 25,BC	SET 25,BC
C9	RES 25,DE	BIT 25,DE	SET 25,DE
CA	-	-	-
CB	RES 25,HL	BIT 25,HL	SET 25,HL
CC	RES 25,IX	BIT 25,IX	SET 25,IX
CD	RES 25,IY	BIT 25,IY	SET 25,IY
CE	-	-	-
CF	-	-	-


op	ED-ED	ED-DD	ED-FD	op	ED-ED	ED-DD	ED-FD
D0	RES 26,BC	BIT 26,BC	SET 26,BC	E8	RES 29,BC	BIT 29,BC	SET 29,BC
D1	RES 26,DE	BIT 26,DE	SET 26,DE	E9	RES 29,DE	BIT 29,DE	SET 29,DE
D2	-	-	-	EA	-	-	-
D3	RES 26,HL	BIT 26,HL	SET 26,HL	EB	RES 29,HL	BIT 29,HL	SET 29,HL
D4	RES 26,IX	BIT 26,IX	SET 26,IX	EC	RES 29,IX	BIT 29,IX	SET 29,IX
D5	RES 26,IY	BIT 26,IY	SET 26,IY	ED	RES 29,IY	BIT 29,IY	SET 29,IY
D6	-	-	-	EE	-	-	-
D7	-	-	-	EF	-	-	-
D8	RES 27,BC	BIT 27,BC	SET 27,BC	F0	RES 30,BC	BIT 30,BC	SET 30,BC
D9	RES 27,DE	BIT 27,DE	SET 27,DE	F1	RES 30,DE	BIT 30,DE	SET 30,DE
DA	-	-	-	F2	-	-	-
DB	RES 27,HL	BIT 27,HL	SET 27,HL	F3	RES 30,HL	BIT 30,HL	SET 30,HL
DC	RES 27,IX	BIT 27,IX	SET 27,IX	F4	RES 30,IX	BIT 30,IX	SET 30,IX
DD	RES 27,IY	BIT 27,IY	SET 27,IY	F5	RES 30,IY	BIT 30,IY	SET 30,IY
DE	-	-	-	F6	-	-	-
DF	-	-	-	F7	-	-	-
E0	RES 28,BC	BIT 28,BC	SET 28,BC	F8	RES 31,BC	BIT 31,BC	SET 31,BC
E1	RES 28,DE	BIT 28,DE	SET 28,DE	F9	RES 31,DE	BIT 31,DE	SET 31,DE
E2	-	-	-	FA	-	-	-
E3	RES 28,HL	BIT 28,HL	SET 28,HL	FB	RES 31,HL	BIT 31,HL	SET 31,HL
E4	RES 28,IX	BIT 28,IX	SET 28,IX	FC	RES 31,IX	BIT 31,IX	SET 31,IX
E5	RES 28,IY	BIT 28,IY	SET 28,IY	FD	RES 31,IY	BIT 31,IY	SET 31,IY
E6	-	-	-	FE	-	-	-
E7	-	-	-	FF	-	-	-

APPENDIX B


Z380 MPU On Chip I/O Registers

Register	Mnemonic	On-Chip I/O Address
Lower Memory Chip Select Register 0	LMCS0	00000000H
Lower Memory Chip Select Register 1	LMCS1	00000001H
Upper Memory Chip Select Register 0	UMCS0	00000002H
Upper Memory Chip Select Register 1	UMCS1	00000003H
Midrange Memory Chip Select Register 0	MMCS0	00000004H
Midrange Memory Chip Select Register 1	MMCS1	00000005H
Midrange Memory Chip Select Register 2	MMCS2	00000006H
Midrange Memory Chip Select Register 3	MMCS3	00000007H
Lower Memory Waits Register	LMWR	00000008H
Upper Memory Waits Register	UMWR	00000009H
Midrange Memory Waits Register 0	MMWR0	0000000AH
Midrange Memory Waits Register 1	MMWR1	0000000BH
Midrange Memory Waits Register 2	MMWR2	0000000CH
Midrange Memory Waits Register 3	MMWR3	0000000DH
I/O Waits Register	IOWR	0000000EH
Refresh Waits Register	RFWR	0000000FH
Memory Selects Master Enable Register	MSMER	00000010H
I/O Bus Control Register 0	IOCR0	00000011H
I/O Bus Control Register 1	IOCR1	00000012H
Refresh Register 0	RFSHR0	00000013H
Refresh Register 1	RFSHR1	00000014H
Refresh Register 2	RFSHR2	00000015H
Standby Mode Control Register	SMCR	00000016H
Interrupt Enable Register	IER	00000017H
Assigned Vectors Base Register	AVBR	00000018H
Trap and Break Register	TRPBK	00000019H

PACKAGE INFORMATION



NOTES:
1. CONTROLLING DIMENSIONS : MILLIMETER
2. MAX COPLANARITY : .10 mm
 .004"

SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.10	0.30	.004	.012
A2	2.60	2.80	.102	.110
b	0.25	0.40	.010	.016
c	0.13	0.20	.005	.008
HD	23.80	24.40	.937	.961
D	19.90	20.10	.783	.791
HE	17.80	18.40	.701	.724
E	13.90	14.10	.547	.555
	0.65 TYP		.026 TYP	
L	0.70	1.20	.028	.047

100-Lead (QFP) Package Diagram

ORDERING INFORMATION

Z380 MPU

25 MHz	40MHz
100-Pin QFP	100-Pin QFP
Z8038025FSC	Z8038040FSC

Package

F = Plastic Quad Flat Pack

Temperature


S = 0°C to +70°C

Environmental

C = Plastic Standard Flow

Example:

Z 80380 25 F S C is an Z380 MPU, 25MHz, Plastic Quad Flat Pack, 0°C to +70°C, Plastic Standard Flow



ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

CALIFORNIA

Agoura 818-707-2160
Campbell 408-370-8120
Irvine 714-453-9701

COLORADO

Boulder 303-494-2905

FLORIDA

Largo 813-585-2533

GEORGIA

Norcross 404-448-9370

ILLINOIS

Schaumburg 708-517-8080

MINNESOTA

Minneapolis 612-944-0737

NEW HAMPSHIRE

Nashua 603-888-8590

OHIO

Independence 216-447-1480

OREGON

Portland 503-274-6250

PENNSYLVANIA

Horsham 215-784-0805

TEXAS

Dallas 214-987-9987

WASHINGTON

Seattle 206-523-3591

INTERNATIONAL SALES OFFICES

CANADA

Toronto 416-673-0634

GERMANY

Munich 49-8967-2045
Sömmerda 49-3634-23906

JAPAN

Tokyo 81-3-3587-0528

HONG KONG

Kowloon 852-7238979

KOREA

Seoul 82-2-577-3272

SINGAPORE

Singapore 65-2357155

TAIWAN

Taipei 886-2-741-3125

UNITED KINGDOM

Maidenhead 44-628-392-00

© 1993 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
Telex 910-338-7621
FAX 408 370-8056