### **PRELIMINARY CMOS VIDEO RAM**

### 256K x 8 Bit CMOS Video RAM

### **FEATURES**

- Dual Port Architecture 256K x 8 bits RAM port 512 x 8 bits SAM port
- · Performance range:

Speed Parameter	-6	- 8	- 10
RAM access time (t <sub>RAC</sub> )	60ns	80ns	100ns
RAM access time (t <sub>CAC</sub> )	20ns	20ns	25ns
RAM cycle time (t <sub>RC</sub> )	120ns	150ns	180ns
RAM page mode cycle (t <sub>PC</sub> )	40ns	50ns	60ns
SAM access time (t <sub>SCA</sub> )	15ns	20ns	25ns
SAM cycle time (t <sub>scc</sub> )	18ns	25ns	30ns
RAM active current	100mA	80mA	70mA
SAM active current	50mA	40mA	35mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- · Serial Read and Serial Write
- · Read Real Time Read and Split Read Transfer (RAM→SAM)
- . Write, Split Write Transfer with Masking operation (NEW MASK)
- . Block Write, Flash Write and Write per bit with Masking operation (NEW MASK)
- CAS-before-RAS, RAS-only and Hidden Refresh
- . Common Data I/O Using three state RAM Output
- . All Inputs and Outputs TTL and CMOS Compatible
- Refresh: 512 Cycles/8ms
- Single +5V ± 10% Supply Voltage
- Plastic 40-Pin 400 mil SOJ and 475 mil ZIP 40/44-Pin Plastic TSOP (Type II)

### GENERAL DESCRIPTION

The Samsung KM428C256 is a CMOS 256K × 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 × 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.


All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

Pin Name	Pin Function
SC	Serial Clock
SDQ <sub>0</sub> -SDQ <sub>7</sub>	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
DSF	Special Function Control
W <sub>0</sub> /DQ <sub>0</sub> – W <sub>7</sub> /DQ <sub>7</sub>	Data Write Mask/Input/Output
SE	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
QSF	Special Flag Output
V <sub>cc</sub>	Power (+5V)
V <sub>ss</sub>	Ground
N.C.	No Connection


**PRELIMINARY CMOS VIDEO RAM** 

# PIN CONFIGURATION (Top Views)







### 40 Pin 475 mil ZIP



### 40/44 Pin 400 mil TSOP II



### **FUNCTIONAL BLOCK DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS\***

ltem	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	v
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>cc</sub>	-1 to +7.0	٧
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SSI</sub>, T<sub>A</sub> = 0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	٧
Input Low Voltage	V <sub>IL</sub>	- 1.0		0.8	V

# DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (RAM Port)	SAM Port	Combat		KM428C25	6	
raidilletei (NAM POIT)	SAM POR	Symbol	-6	-8	- 10	Unit
Operating Current*	Standby	I <sub>CC1</sub>	100	80	70	mA
(RAS and CAS Cycling $@t_{RC} = min.$ )	Active	I <sub>CC1</sub> A	130	120	110	mA
Standby Current	Standby	I <sub>CC2</sub>	10	10	10	mA
$(\overline{R}AS = \overline{C}AS = V_{IH})$	Active	I <sub>CC2</sub> A	50	40	35	mA
RAS Only Refresh Current*	Standby	I <sub>CC3</sub>	90	80	70	mA
$(\overline{CAS} = V_{IH}, \overline{RAS} \text{ Cycling } @t_{RC} = \min.)$	Active	I <sub>CC3</sub> A	130	120	110	mA
Fast Page Mode Current*	Standby	I <sub>CC4</sub>	70	60	50	mA
$(RAS = V_{IL}, CAS Cycling @t_{PC} = min.)$	Active	I <sub>CC4</sub> A	110	100	90	mA
CAS-Before-RAS Refresh Current*	Standby	I <sub>CC5</sub>	90	80	70	mA
(RAS and CAS Cycling $@t_{RC} = min.$ )	Active	I <sub>CC5</sub> A	130	120	110	mA
Data Transfer Current*	Standby	Icce	120	110	100	mA
(RAS and CAS Cycling $@t_{RC} = min.$ )	Active	I <sub>CC6</sub> A	160	150	140	mA
Flash Write Cycle	Standby	I <sub>CC7</sub>	90	80	70	mA
(RAS and $\overline{CAS}$ Cycling $@t_{RC} = min.$ )	Active	I <sub>CC7</sub> A	130	120	110	mA
Block Write Cycle	Standby	I <sub>CC8</sub>	100	90	80	mA
(RAS and CAS Cycling $@t_{RC} = min.$ )	Active	I <sub>CC8</sub> A	140	130	120	mA
Color Register Load or Read Cycle	Standby	I <sub>CC9</sub>	90	80	70	mA
(RAS and CAS Cycling @tac = min.)	Active	I <sub>CC9</sub> A	130	120	110	mA

<sup>\*</sup> NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

# INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0≤V <sub>IN</sub> ≤6.5V, all other pins not under test=0 volts.)	l <sub>IL</sub>	- 10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vout≤6.5V)	loL	- 10	10	μΑ
Output High Voltage Level (RAM I <sub>OH</sub> = -2mA, SAM I <sub>OH</sub> = -2mA)	V <sub>OH</sub>	2.4	_	V
Output Low Voltage Level (RAM I <sub>OL</sub> = 2mA, SAM I <sub>OL</sub> = 2mA)	V <sub>OL</sub>	_	0.4	V

### **CAPACITANCE** (T<sub>A</sub> = 25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	_	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C <sub>IN2</sub>	_	7	pF
Input/Output Capacitance (Wo/DQo-Wr/DQ7)	C <sub>DQ</sub>	_	7	pF
Input/Output Capacitance (SDQ <sub>0</sub> -SDQ <sub>7</sub> )	C <sub>SDQ</sub>	_	7	pF
Output Capacitance (QSF)	Cosf	_	7	pF

# AC CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>CC</sub>=5.0V $\pm$ 10%. See notes 1, 2)

		KM428	C256-6	KM428	C256-8	KM428C256-10		Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	120		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	170		205		245		ns	
Fast page mode cycle time	t <sub>PC</sub>	40		50		60		ns	
Fast page mode read-modify-write	tenwo	95		105		125		ns	
Access time from RAS	trac		60		80		100	ns	3,4
Access time from CAS	tcac		20		20		25	ns	4
Access time from column address	t <sub>AA</sub>		30		40		50	ns	3,11
Access time from CAS precharge	t <sub>CPA</sub>		35		45		55	ns	3
CAS to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	toff	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
RAS precharge time	t <sub>RP</sub>	50		60		70		ns	
RAS pulse width	tras	60	10,000	80	10,000	100	10,000	пѕ	
RAS pulse width (Fast page mode)	tRASP	60	100,000	80	100,000	100	100,000	ns	
RAS hold time	t <sub>RSH</sub>	20		20		25		ns	
CAS hold time	t <sub>CSH</sub>	60		80		100		ns	
CAS pulse width	t <sub>CAS</sub>	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	40	25	55	25	75	ns	5,6
RAS to column address delay time	t <sub>RAD</sub>	15	30	20	40	20	50	ns	11

# **AC CHARACTERISTICS (Continued)**

Parameter	Symbol	KM428	3C256-6	KM428	BC256-8	KM428	C256-10	1110	
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS precharge time	t <sub>CRP</sub>	5		5	<b>†</b>	5		ns	
CAS precharge time	t <sub>CPN</sub>	10		10		15		ns	
CAS precharge time (Fast page)	t <sub>CP</sub>	10		10		15		ns	
Row address set-up time	tase	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to RAS	t <sub>AR</sub>	55		65		75		ns	
Column address to RAS lead time	tral	30		40		50		ns	_
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to RAS	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	twch	15		15		20		ns	
Write command hold referenced to RAS	twcn	55		65		75		ns	
Write command pulse width	twe	15		15		20		ns	
Write command to RAS lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data hold time	t <sub>DH</sub>	15		15		20		ns	10
Data hold referenced to RAS	t <sub>DHR</sub>	55		65		75		ns	
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	t <sub>CWD</sub>	50		50		60		ns	8
RAS to WE delay	t <sub>RWD</sub>	90		110		135		ns	- 8
Column address to WE delay time	t <sub>AWD</sub>	60		70		85		ns	8
CAS set-up time (C-B-R refresh)	t <sub>CSR</sub>	10		10		10		ns	
CAS hold time (C-B-R refresh)	t <sub>CHR</sub>	15		15		20		ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	0		0		0		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	20		20		20		ns	
Access time from output enable	toea		20		20		25	ns	
Output enable to data input delay	toed	15		15		20		ns	
Output buffer turnoff delay from OE	toez	0	20	0	20	0	25	ns	7
Output enable command hold time	toen	20		20		25		ns	
Data to CAS delay	t <sub>DZC</sub>	0		0		0		ns	
Data to output enable delay	t <sub>DZO</sub>	0		0		0		ns	
Refresh period (512 cycles)	t <sub>REF</sub>		8		-8		8	ms	
WB Set-up time	t <sub>wsr</sub>	0		0		0		пѕ	
WB hold time	t <sub>RWH</sub>	15		15		20		ns	
DSF set-up time referenced to RAS (I)	t <sub>FSR</sub>	0		0		0		ns	

# **CMOS VIDEO RAM**

### **AC CHARACTERISTICS (Continued)**

	C	KM428	C256-6	KM428	C256-8	KM428C256-10		11-14	Makes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DSF hold time referenced to RAS (II)	t <sub>FHR</sub>	55		65		75		ns	
DSF hold time referenced to RAS	t <sub>RFH</sub>	15		15		15		ns	
DSF set-up time referenced to CAS	t <sub>FSC</sub>	10		10		10		ns	
DSF hold time referenced to CAS	t <sub>CFH</sub>	15		15		15		ns	
Write per bit mask data set-up	t <sub>MS</sub>	0		0		0		ns	
Write per bit mask data hold	t <sub>MH</sub>	15		15		20		ns	
DT high set-up time	t <sub>THS</sub>	0		0		0		ns	
DT high hold time	t <sub>THH</sub>	15		15		15		ns	
DT low set-up time	t <sub>TLS</sub>	0		0		0		ns	
DT low hold time	t <sub>TLH</sub>	15		15		15		ns	
DT low hold ref to RAS (real time read transfer)	t <sub>RTH</sub>	60		70		80		ns	
DT low hold ref to CAS (real time read transfer)	t <sub>CTH</sub>	18		25		30		ns	
DT low hold ref to Col. Address (Real time read transfer)	t <sub>ATH</sub>	25		30		35		ns	
SE set-up referenced to RAS	tesa	0		0		0		ns	
SE hold time referenced to RAS	t <sub>REH</sub>	10		10		15		ns	
DT high to RAS precharge time	t <sub>TRP</sub>	50		60		70		ns	
DT precharge time	t <sub>TP</sub>	18		25		30		ns	
RAS to first SC delay (read transfer)	t <sub>RSD</sub>	60		80		100	,	ns	
CAS to first SC delay (read transfer)	t <sub>CSD</sub>	30		40		50		ns	
Col. Addr. to first SC delay (read transfer)	t <sub>ASD</sub>	35		45		55		ns	
Last SC to DT lead time	t <sub>TSL</sub>	5		5		5		ns	
DT to first SC delay (read transfer)	t <sub>TSD</sub>	10		10		15		ns	
Last SC to RAS set-up (serial input)	tsas	18		25		30		ns	
RAS to first SC delay time (serial input)	t <sub>SRD</sub>	18		25		30		ns	
RAS to serial input delay	t <sub>SDD</sub>	30		40		50		ns	
Serial out buffer turn-off delay from RAS (pseudo write transfer)	t <sub>SDZ</sub>	10	30	10	40	10	50	ns	7
Serial input to first SC delay	tszs	0		0		0		ns	
SC cycle time	tscc	18		25		30		ns	
SC pulse width (SC high time)	tsc	7		10		10		ns	
SC precharge (SC low time)	tsce	7		10		10		ns	
Access time from SC	t <sub>SCA</sub>		15		20		25	ns	4
Serial output hold time from SC	t <sub>soh</sub>	5		5		5		ns	
Serial input set-up time	t <sub>SDS</sub>	0		0		0		ns	
Serial input hold time	t <sub>SDH</sub>	15		15		20		ns	
Access time from SE	t <sub>SEA</sub>		15		20		25	ns	4



### AC CHARACTERISTICS (Continued)

Parameter	Cumbal	KM428	428C256-6 KM428C256-8 KM428C256-		KM428C256-10				
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
SE pulse width	t <sub>SE</sub>	15		20		25		ns	
SE precharge time	t <sub>SEP</sub>	15		20		25		ns	
Serial out buffer turn-off from SE	t <sub>SEZ</sub>	0	15	0	15	0	20	ns	7
Serial input to SE delay time	t <sub>SZE</sub>	0		0		0		ns	
Serial write enable set-up	tsws	5		5		5		ns	
Serial write enable hold time	tswn	15		15		15		ns	
Serial write disable set-up time	tswis	5		5		5		ns	
Serial write disable hold time	tswin	15		15		15		ns	*****
Split transfer set-up time	t <sub>STS</sub>	18		25		30	_	ns	_
Split transfer hold time	t <sub>STH</sub>	18		25		30		ns	
SC-QSF delay time	tsop		16		20		25	กร	
DT-QSF delay time	t <sub>TQD</sub>		16		20		25	ns	
CAS-QSF delay time	tcap		35		40		50	ns	_
RAS-QSF delay time	t <sub>RQD</sub>		60		80		100	ns	

### NOTES

- 1. An initial pause of 200 us is required after powerup followed by any 8 RAS, 8 SC cycles before proper device operation is achieved (DT/OE = HIGH). If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- 2. V<sub>IH</sub>(min) and V<sub>II</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- 4. SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF. Dout comparator level:  $V_{OH}/V_{OI} = 2.0/0.8V$ .
- 5. Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a reference point only. If tRCD is greater than the specified t<sub>BCD</sub>(max) limit, then access time is controlled exclusively by toac.
- Assumes that t<sub>RCD</sub>≥t<sub>RCD</sub>(max).
- 7. The parameters, toff(max), tofz(max), tspz(max) and t<sub>SEZ</sub>(max), define the time at which the output

- achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t<sub>CWD</sub>≥t<sub>CWD</sub>(min) and t<sub>RWD</sub>≥t<sub>RWD</sub>(min) and t<sub>AWD</sub>≥t<sub>AWD</sub>(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate
- 9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- 11. Operation within the t<sub>RAD</sub>(max) limit insures that t<sub>RCD</sub>(max) can be met. t<sub>RAD</sub>(max) is specified as a reference point only. If tRAD is greater than the specified t<sub>RAD</sub>(max) limit, then access time is controlled by tAA.

**CMOS VIDEO RAM** 

### **DEVICE OPERATIONS**

The KM428C256 contains 2.097,152 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM428C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timina relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM428C256 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM428C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tee) requirement.

### RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by teas(min) and tcas(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t<sub>RP</sub>, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining WB/WE high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes low before t<sub>RCD</sub>(max) and if the column address is valid before t<sub>RAD</sub>(max) then the access time to valid data is specified by t<sub>RAC</sub>(min). However, if CAS goes low after tech(max) or if the column address becomes valid after tRAD(max), access is specified by tCAC or tAA.

The KM428C256 has common data I/O pins. The DT/OE has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$ must be low for the period of time defined by topa-

### Write

The KM428C256 can perform early write and readmodify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between WB/WE, DT/OE and CAS. In any type of write cycle Data-in must be valid at or before the falling edge of WB/WE whichever is later.

### **Fast Page Mode**

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When WB/WE is held 'low' at the falling edge of RAS, during a random access operation, the write-mask is enabled. At the same time, the mask data on the Wi/DQi pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the Wi/DQi pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the Wi/DQi pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

Table 2. Truth Table for Write-per-bit Function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	Н	н	Н	*	WRITE ENABLE
				1	WRITE ENABLE
	Н	н	L	0	WRITE MASK



## **DEVICE OPERATIONS (Continued)**

### **Block Write**

A block write cycle is performed by holding CAS, DT, OE "high" and DSF "Low" at the falling edge of RAS and by holding DSF "high" at the falling edge of CAS. The state of the WB/WE at the falling edge of RAS determines whether or not the I/O data mask is enabled as write perbit function. At the falling edge of CAS, the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of CAS.

### Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding CAS "high," WB/WE "low" and DSF "high" at the falling edge of RAS. The mask data must also be provided on the Wi/DQI lines at the falling edge of RAS in order to enable the flash write operation for selected I/O blocks.

### **Data Output**

The KM428C256 has a three-state output buffers which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{DT/OE}}$ . When either  $\overline{\text{CAS}}$  or  $\overline{\text{DT/OE}}$  is high (V<sub>IH</sub>) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{\text{CLZ}}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be presented at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters  $t_{\text{CAC}}$ ,  $t_{\text{RAC}}$  and  $t_{\text{AA}}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM428C256 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

### Refresh

The data in the KM428C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A<sub>0</sub>-A<sub>8</sub>).

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh: The KM428C256 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{\text{CSR}}$ ) before  $\overline{\text{RAS}}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM428C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

### Transfer Operation

- Normal Write/Read Transfer (SAM→RAM/RAM→ SAM.)
- Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.)
- Real Time Read Transfer (On the fly Read Transfer operation).
- Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from to the SAM while the other half is write to/read from the SDQ pins.)

### Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding CAS high, DT/OE low and WB/WE high at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row to be transferred into the SAM.



### **DEVICE OPERATIONS (Continued)**

The actual data transfer completed at the rising edge of DT/OE. When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time readtransfer cycle, the transfer of a new row of data is completed at the rising edge of DT/OE and becomes valid and SE high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial

Table 3. Truth Table for Transfer Operation

	RAS Falling Edge					Transfer	Transfer	SAM Port
CAS	DT/OE	WB/WE	SE	DSF	Function	Direction	Data Bits	Mode
Н	L	Н	•	L	Read Transfer	RAM→SAM	512×8	Input→Output
Н	L	L	L	L	Masked Write Transfer	SAM→RAM	512×8	Output→Input
Н	L	L	н	L	Pseudo Write Transfer	·_		Output→Input
н	L	Н	*	Н	Split Read Transfer	RAM→SAM	256×8	Not Changed
н	L	L	*	Н	Split Write Transfer	SAM→RAM	256×8	Not Changed

<sup>\*</sup> Don't Care

on the SDQ lines after the specified access time tsca from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of CAS.

### Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row or RAM array. A write transfer is accomplished by CAS high, DT/OE low, WB/WE low and SE low at the falling edge of RAS. The row address selected at the falling edge of RAS determines the RAM row address into which the data will be transfered. The column address selected at the falling edge of CAS determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V<sub>B</sub> or V<sub>JH</sub> after the SC precharge time t<sub>SCP</sub> has been satisfied, a rising edge of the SC clock until after a specified delay t<sub>RSD</sub> from the falling edge of RAS.

### Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data trnasfer. A pseudo write transfer is accomplished by holding CAS high, DT/OE low, WB/WE low input mode. During this period, the SC clock must be held at a constant VIL or VIH after the tSC precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay tasp from the falling edge of RAS.

### Special Function Input (DSF)

In read transfer mode, holding DSF high on the falling edge of RAS selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half, one active, and one inactive. When the cycle is initialed, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of CAS. If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing DT/OE to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings  $t_{\text{TSL}}$  and  $t_{\text{TSD}}$  must be met.


In write transfer mode, holding DSF high on the falling edge of RAS permits use of a Split Register mode of transfer write. This mode allows SE to be high on the falling edge of RAS without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.



**PRELIMINARY** 

### KM428C256


# **CMOS VIDEO RAM**






# TIMING DIAGRAMS (Continued)

# WRITE CYCLE (OE CONTROLLED WRITE)




# READ-WRITE/READ-MODIFY-WRITE CYCLE



# **CMOS VIDEO RAM**


# TIMING DIAGRAMS (Continued) PAGE MODE READ CYCLE






TIMING DIAGRAMS (Continued)

PAGE MODE WRITE CYCLE (EARLY WRITE)






# TIMING DIAGRAMS (Continued) PAGE MODE READ-MODIFY-WRITY CYCLE




# TIMING DIAGRAMS (Continued)

# RAS ONLY REFRESH CYCLE



### CAS BEFORE RAS REFRESH







# PRELIMINARY CMOS VIDEO RAM

# TIMING DIAGRAMS (Continued)

# CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



DON'T CARE




# LOAD COLOR REGISTER CYCLE RAS **ICRP** t<sub>ACD</sub> CAS ROW ADDRESS WB/WE DT/OE DSF COLOR DATA-IN Wo/DQo (Delayed Write) ~W₁/DQ₁ J.... OUT COLOR DATA-IN (Early Write) Don't Care




# **PRELIMINARY CMOS VIDEO RAM**

# TIMING DIAGRAMS (Continued) **READ COLOR REGISTER CYCLE**




### **FLASH WRITE CYCLE**



# **PRELIMINARY CMOS VIDEO RAM**

### TIMING DIAGRAMS (Continued)

### **BLOCK WRITE CYCLE**





*1 WB/WE	*2 W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub>	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Caré	Block Write (Non Mask)

WM1 Data: 0: Write Disable 1: Write Enable


### COLUMN SELECT DATA

W<sub>0</sub>/DQ<sub>0</sub> - Column 0 (A<sub>IC</sub>=0, A<sub>OC</sub>=0) W<sub>1</sub>/DQ<sub>1</sub> -- Column 1 (A<sub>IC</sub>=0, A<sub>OC</sub>=1) Wn/DQn W<sub>2</sub>/DQ<sub>2</sub> — Column 2 (A<sub>IC</sub>=1, A<sub>OC</sub>=0) = 0: Disable W<sub>3</sub>/DQ<sub>3</sub> — Column 3 (A<sub>IC</sub>=1, A<sub>OC</sub>=1) ∫ = 1: Enable



# TIMING DIAGRAMS (Continued)

### PAGE MODE BLOCK WRITE CYCLE





*1 WB/WE	*2 W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub>	CYCLE		
0	WM1 Data	Masked Block Write		
1	Don't Care	Block Write (Non Mask)		


WM1 Data: 0: Write Disable 1: Write Enable

### **COLUMN SELECT DATA**



# TIMING DIAGRAMS (Continued)


### **READ TRANSFER CYCLE**



**PRELIMINARY CMOS VIDEO RAM** 


### TIMING DIAGRAMS (Continued)

### **REAL TIME READ TRANSFER CYCLE**



### TIMING DIAGRAMS (Continued)

### SPLIT READ TRANSFER CYCLE



**PRELIMINARY** 

### TIMING DIAGRAMS (Continued) **PSEUDO WRITE TRANSFER CYCLE** RAS VIL tcsH t<sub>CRP</sub> CAS tasc SAM START ADDRESS A<sub>0</sub>-A<sub>8</sub> ROW ADDRESS tawn WB/WE DT/OF DSF W₀/DQ₀ ∼W₁/DQ₁ OPEN tsad tece Inhibit Rising Transiant SC tsws ŜΕ t<sub>SDH</sub> ·t<sub>SDZ</sub> tsez VIH VALID VALID DATA-IN DATA-IN SDQ<sub>0</sub> VALID VALID - OUT OPEN DATA-OUT DATA-OUT $t_{\text{CQD}}$ νон TAP MSB (A7) QSF Serial Output Data Serial Input Data Don't Care




3

### KM428C256

### **PRELIMINARY CMOS VIDEO RAM**


TIMING DIAGRAMS (Continued)




# **CMOS VIDEO RAM**

## TIMING DIAGRAMS (Continued)

### SPLIT WRITE TRANSFER CYCLE




### SERIAL READ CYCLE (SE = VIL)



64E D


# SERIAL READ CYCLE (SE Controlled Outputs)




# PRELIMINARY CMOS VIDEO RAM

# TIMING DIAGRAMS (Continued)

# SERIAL WRITE CYCLE (SE Controlled Inputs)



# SERIAL WRITE CYCLE (SE = VIL)




Note: SE=V<sub>IL</sub>







# PACKAGE DIMENSIONS **40-PIN PLASTIC SOJ**

Units: Inches (millimeters)





### **40-PIN PLASTIC ZIP**



## **PRELIMINARY CMOS VIDEO RAM**

# **PACKAGE DIMENSIONS**

40/44-PIN PLASTIC TSOP-II (Forward Type)

Units: Inches (millimeters)

