











TCA9548A

ZHCSA11E - MAY 2012 - REVISED OCTOBER 2015

TCA9548A 支持复位的低压 8 通道 I²C 开关

1 特性

- 8 选 1 双向转换开关
- 与 I2C 总线和系统管理总线 (SMBus) 兼容
- 低电平有效复位输入
- 三个地址引脚,在 I²C 总线上最多支持八个 TCA9548A 器件
- 以任意组合通过 I2C 总线实现通道选择
- 加电时取消选定所有开关通道
- 低 R_{ON} 开关
- 支持 1.8V, 2.5V, 3.3V 和 5V 总线间的电压电平 转换
- 加电时无毛刺脉冲
- 支持热插入
- 低待机电流
- 工作电源电压范围为 1.65V 至 5.5V
- 5V 耐压输入
- 0至 400kHz 时钟频率
- 锁断性能超过 100mA,符合 JESD 78 II 类规范的 要求
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要求
 - ±2000V 人体放电模式 (A114-A)
 - 200V 机器放电模式 (A115-A)
 - ±1000V 组件充电模式 (C101)

2 应用范围

- 服务器
- 路由器(电信交换设备)
- 工厂自动化
- 具有 I²C 从地址冲突(例如,存在多个完全相同的 温度传感器)的产品

3 说明

TCA9548A 器件配有八个可通过 I²C 总线控制的双向转换开关。串行时钟/串行数据 (SCL/SDA) 上行对可扩展为 8 个下行对或通道。根据可编程控制寄存器的内容,可选择任一单独 SCn/SDn 通道或者通道组合。

发生超时或其他不当操作时,系统主控器可通过将 RESET 输入置为低电平来复位 TCA9548A。同样,加电复位即可取消选中所有通道并初始化 I²C/SMBus 状态机。将 RESET 置为有效也可实现复位和初始化,并且无需将部件断电。


开关上有导通栅极,这样 VCC 引脚便可用于限制通过 TCA9548A 的最大高电压。限制最大高电压允许在每个通道对上使用不同的总线电压,以便 1.8V, 2.5V 或 3.3V 部件可以在没有任何额外保护的情况下与 5V 部件通信。对于每个通道,外部上拉电阻器将总线电压上拉至所需的电压水平。所有 I/O 引脚为 5V 耐压。

器件信息⁽¹⁾

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|----------------|------------|-----------------|
| TC 4 0 5 4 9 4 | TSSOP (24) | 7.80mm × 4.40mm |
| TCA9548A | VQFN (24) | 4.00mm x 4.00mm |

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化的应用示意图





13 机械、封装和可订购信息.......25

| | į | 目录 | | | |
|----------------------------|--------------------------------|----|---------------|--|---|
| 1 2 3 4 5 6 | 特性 | 目录 | 9 10 11 | 8.2 Functional Block Diagram 8.3 Feature Description 8.4 Device Functional Modes 8.5 Programming Application and Implementation 9.1 Application Information 9.2 Typical Application Power Supply Recommendations 10.1 Power-On Reset Requirements Layout 11.1 Layout Guidelines 11.2 Layout Example | |
| | 6.5 Electrical Characteristics | | 12 | 11.1 Layout Guidelines 11.2 Layout Example 器件和文档支持 12.1 社区资源 | 2 |

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Parameter Measurement Information 8


Detailed Description 10


8.1 Overview 10

| Changes from Revision D (January 2015) to Revision E | Page |
|--|------|
| Updated Pin Functions table. Added new I ² C Sections and read/write description | |
| Changes from Revision C (November 2013) to Revision D | Page |
| 已添加 引脚配置和功能部分,ESD 额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分 | |
| Changes from Revision B (November 2013) to Revision C | Page |
| Updated V _{POR} and I _{CC} standby specification. | 5 |
| Changes from Revision A (July 2012) to Revision B | Page |
| 更新了文档格式。 | |



5 Pin Configuration and Functions





Pin Functions

| PIN | | | TVDE | DECORPOTION |
|-------|------------|-----------|--------|---|
| NAME | TSSOP (PW) | QFN (RGE) | TYPE | DESCRIPTION |
| A0 | 1 | 22 | Input | Address input 0. Connect directly to V _{CC} or ground. |
| A1 | 2 | 23 | Input | Address input 1. Connect directly to V_{CC} or ground. |
| RESET | 3 | 24 | Input | Active-low reset input. Connect to V_{CC} or $V_{DPUM}^{\ \ \ \ \ \ }^{(1)}$ through a pull-up resistor, if not used. |
| SD0 | 4 | 1 | I/O | Serial data 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor. |
| SC0 | 5 | 2 | I/O | Serial clock 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor. |
| SD1 | 6 | 3 | I/O | Serial data 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor. |
| SC1 | 7 | 4 | I/O | Serial clock 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor. |
| SD2 | 8 | 5 | I/O | Serial data 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor. |
| SC2 | 9 | 6 | I/O | Serial clock 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor. |
| SD3 | 10 | 7 | I/O | Serial data 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor. |
| SC3 | 11 | 8 | I/O | Serial clock 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor. |
| GND | 12 | 9 | Ground | Ground |
| SD4 | 13 | 10 | I/O | Serial data 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor. |
| SC4 | 14 | 11 | I/O | Serial clock 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor. |
| SD5 | 15 | 12 | I/O | Serial data 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor. |
| SC5 | 16 | 13 | I/O | Serial clock 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor. |
| SD6 | 17 | 14 | I/O | Serial data 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor. |
| SC6 | 18 | 15 | I/O | Serial clock 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor. |
| SD7 | 19 | 16 | I/O | Serial data 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor. |
| SC7 | 20 | 17 | I/O | Serial clock 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor. |
| A2 | 21 | 18 | Input | Address input 2. Connect directly to V_{CC} or ground. |
| SCL | 22 | 19 | I/O | Serial clock bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor. |
| SDA | 23 | 20 | I/O | Serial data bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor. |
| VCC | 24 | 21 | Power | Supply voltage |

⁽¹⁾ V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the master I²C reference voltage and V_{DPU0}-V_{DPU7} are the slave channel reference voltages.



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | , | MIN | MAX | UNIT |
|------------------|---------------------|------|-----|------|
| V_{CC} | Supply voltage | -0.5 | 7 | V |
| VI | Input voltage (2) | -0.5 | 7 | V |
| I | Input current | -20 | 20 | mA |
| Io | Output current | -25 | | mA |
| I _{CC} | Supply current | -100 | 100 | mA |
| T _{stg} | Storage temperature | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|--------------------------|---|-------|------|
| \/ | Clastrostatia dia sharea | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | | MIN | MAX | UNIT |
|-----------------|--------------------------------|--------------|-----------------------|-----------------------|------|
| V_{CC} | Supply voltage | | 1.65 | 5.5 | V |
| \/ | High-level input voltage | SCL, SDA | 0.7 × V _{CC} | 6 | |
| V _{IH} | | A2–A0, RESET | 0.7 × V _{CC} | V _{CC} + 0.5 | V |
| V | Low-level input voltage | SCL, SDA | -0.5 | $0.3 \times V_{CC}$ | V |
| V_{IL} | | A2–A0, RESET | -0.5 | $0.3 \times V_{CC}$ | V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

6.4 Thermal Information

| | | TCAS | | |
|----------------------|--|------------|------------|------|
| | THERMAL METRIC ⁽¹⁾ | PW (TSSOP) | RGE (VQFN) | UNIT |
| | | 24 PINS | 24 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 108.8 | 57.2 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 54.1 | 62.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 62.7 | 34.4 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 10.9 | 3.8 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 62.3 | 34.4 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | 15.5 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics(1)

 $V_{CC} = 2.3 \text{ V}$ to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETE | R | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽²⁾ | MAX | UNIT |
|--------------------------|-----------------------------------|--|---|------------------|-----|--------------------|------|------|
| V _{PORR} | Power-on reset v | oltage, V _{CC} rising | No load, V _I = V _{CC} or GND ⁽³⁾ | | | 1.2 | 1.5 | V |
| V _{PORF} | Power-on reset versel falling (4) | oltage, V _{CC} | No load, V _I = V _{CC} or GND ⁽³⁾ | | 0.8 | 1 | | V |
| | | | | 5 V | | 3.6 | | |
| | | | | 4.5 V to 5.5 V | 2.6 | | 4.5 | Ì |
| | | | | 3.3 V | | 1.9 | | Ì |
| . , | 0 11 1 1 1 | | | 3 V to 3.6 V | 1.6 | | 2.8 | ., |
| $V_{o(sw)}$ | Switch output vol | tage | $V_{i(sw)} = V_{CC}$, $I_{SWout} = -100 \mu A$ | 2.5 V | | 1.5 | | V |
| | | | | 2.3 V to 2.7 V | 1.1 | | 2 | Ì |
| | | | | 1.8 V | | 1.1 | | Ì |
| | | | | 1.65 V to 1.95 V | 0.9 | | 1.25 | Ì |
| | | | V _{OL} = 0.4 V | | 3 | 6 | | |
| I _{OL} | SDA | | V _{OL} = 0.6 V | 1.65 V to 5.5 V | 6 | 9 | | mA |
| | SCL, SDA | | | | -1 | | 1 | |
| | SC7-SC0, SD7- | SD0 | (3) | | -1 | | 1 | 1 . |
| I _I | A2-A0 RESET | | V _I = V _{CC} or GND ⁽³⁾ | 1.65 V to 5.5 V | -1 | | 1 | μA |
| | | | | | -1 | | 1 | İ |
| | Operating mode | f _{SCL} = 400 kHz | $V_I = V_{CC}$ or $GND^{(3)}$, $I_O = 0$ | 5.5 V | | 50 | 80 | |
| | | | | 3.6 V | | 20 | 35 | - |
| | | | | 2.7 V | | 11 | 20 | |
| | | | | 1.65 V | | 6 | 10 | |
| | | f _{SCL} = 100 kHz | $V_{I} = V_{CC} \text{ or GND}^{(3)}, I_{O} = 0$ | 5.5 V | | 9 | 30 | |
| | | | | 3.6 V | | 6 | 15 | |
| | | | | 2.7 V | | 4 | 8 | |
| | | | | 1.65 V | | 2 | 4 | İ |
| I _{CC} | | | | 5.5 V | | 0.2 | 2 | μΑ |
| | | | | 3.6 V | | 0.1 | 2 | İ |
| | | Low inputs | $V_I = GND^{(3)}, I_O = 0$ | 2.7 V | | 0.1 | 1 | İ |
| | | | | 1.65 V | | 0.1 | 1 | İ |
| | Standby mode | | | 5.5 V | | 0.2 | 2 | İ |
| | | | | 3.6 V | | 0.1 | 2 | İ |
| | | High inputs | $V_I = V_{CC}, I_O = 0$ | 2.7 V | | 0.1 | 1 | İ |
| | | | | 1.65 V | | 0.1 | 1 | İ |
| | Supply-current | SUpply-current SUpply-current SCL or SDA input at 0.6 V, Other inputs at V _{CC} or GND ⁽³⁾ | | | 3 | 20 | | |
| ΔI _{CC} | change | SCL, SDA | SCL or SDA input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND ⁽³⁾ | 1.65 V to 5.5 V | | 3 | 20 | μA |
| | A2-A0 | | V V 25 CND (3) | | | 4 | 5 | |
| C _i | RESET | | $V_I = V_{CC}$ or $GND^{(3)}$ | 1.65 V to 5.5 V | | 4 | 5 | pF |
| | SCL | | V _I = V _{CC} or GND ⁽³⁾ , Switch OFF | | | 20 | 28 | İ |
| (5) | SDA | | V V 27 CND (3) 2000 CD | 4.05.1/4- 5.5.1/ | | 20 | 28 | |
| C _{io(off)} (5) | SC7-SC0, SD7- | SD0 | $V_I = V_{CC}$ or GND ⁽³⁾ , Switch OFF | 1.65 V to 5.5 V | | 5.5 | 7.5 | pF |

⁽¹⁾ For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.

 ⁽²⁾ All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V_{CC}), T_A = 25°C.
 (3) RESET = V_{CC} (held high) when all other input voltages, V_I = GND.
 (4) The power-on reset circuit resets the I²C bus logic with V_{CC} < V_{PORF}.
 (5) C_{io(ON)} depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.



Electrical Characteristics⁽¹⁾ (continued)

V_{CC} = 2.3 V to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽²⁾ | MAX | UNIT |
|-----------------|--|--|------------------|-----|--------------------|-----|------|
| R _{ON} | Switch-on resistance $V_{O} = 0.4 \text{ V}, \ I_{O} = 15 \text{ mA}$ $V_{O} = 0.4 \text{ V}, \ I_{O} = 10 \text{ mA}$ | V 0.4.V 1 45A | 4.5 V to 5.5 V | 4 | 10 | 20 | |
| | | 3 V to 3.6 V | 5 | 12 | 30 | Ω | |
| | | V _O = 0.4 V, I _O = 10 mA | 2.3 V to 2.7 V | 7 | 15 | 45 | 12 |
| | | | 1.65 V to 1.95 V | 10 | 25 | 70 | |

6.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

| | | · · · · · · · · · · · · · · · · · · · | STANDARD MODE I ² C BUS | | FAST MODI | E | UNIT |
|------------------------|--|---|---------------------------------------|------|----------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| f _{scl} | I ² C clock frequency | | 0 | 100 | 0 | 400 | kHz |
| t _{sch} | I ² C clock high time | | 4 | | 0.6 | | μs |
| t _{scl} | I ² C clock low time | | 4.7 | | 1.3 | | μs |
| t _{sp} | I ² C spike time | | | 50 | | 50 | ns |
| t _{sds} | I ² C serial-data setup time | | 250 | | 100 | | ns |
| t _{sdh} | I ² C serial-data hold time | | 0 ⁽¹⁾ | | 0 ⁽¹⁾ | | μs |
| t _{icr} | I ² C input rise time | | | 1000 | $20 + 0.1C_b$ (2) | 300 | ns |
| t _{icf} | I ² C input fall time | | | 300 | 20 + 0.1C _b (2) | 300 | ns |
| t _{ocf} | I ² C output (SDn) fall time (10-pF to | 400-pF bus) | | 300 | $20 + 0.1C_b$ (2) | 300 | ns |
| t _{buf} | I ² C bus free time between stop and | d start | 4.7 | | 1.3 | | μs |
| t _{sts} | I ² C start or repeated start condition | n setup | 4.7 | | 0.6 | | μs |
| t _{sth} | I ² C start or repeated start condition | n hold | 4 | | 0.6 | | μs |
| t _{sps} | I ² C stop condition setup | | 4 | | 0.6 | | μs |
| t _{vdL(Data)} | Valid-data time (high to low) (3) | SCL low to SDA output low valid | | 1 | | 1 | μs |
| t _{vdH(Data)} | Valid-data time (low to high) (3) | SCL low to SDA output high valid | | 0.6 | | 0.6 | μs |
| t _{vd(ack)} | Valid-data time of ACK condition | ACK signal from SCL low to SDA output low | | 1 | | 1 | μs |
| C _b | I ² C bus capacitive load | | | 400 | | 400 | pF |

⁽¹⁾ A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal), to bridge the undefined region of the falling edge of SCL.

6.7 Switching Characteristics

over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see Figure 5)

| PARAMETER | | | FROM (INPUT) | TO (OUTPUT) | MIN MAX | UNIT |
|-------------------------------------|------------------------|-------------------------------------|-----------------|----------------|---------|------|
| t _{pd} ⁽¹⁾ Prop | Drangation delay time | $R_{ON} = 20 \Omega, C_L = 15 pF$ | CDA or CCI | CDn or CCn | 0.3 | 20 |
| | Propagation delay time | $R_{ON} = 20 \Omega, C_{L} = 50 pF$ | SDA or SCL | SDn or SCn | 1 | ns |
| t _{rst} (2) | RESET time (SDA clear) | | RESET | SDA | 500 | ns |

⁽¹⁾ The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load

C_b = total bus capacitance of one bus line in pF

Data taken using a 1-k Ω pull-up resistor and 50-pF load (see Figure 6)

capacitance, when driven by an ideal voltage source (zero output impedance). t_{rst} is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.




6.8 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)


| | PARAMETER | MIN | MAX | UNIT |
|-----------------------|-----------------------------------|-----|-----|------|
| $t_{W(L)}$ | Pulse duration, RESET low | 6 | | ns |
| t _{REC(STA)} | Recovery time from RESET to start | 0 | | ns |

6.9 Typical Characteristics






7 Parameter Measurement Information



SDA LOAD CONFIGURATION



VOLTAGE WAVEFORMS


| BYTE | DESCRIPTION |
|------|--------------------------|
| 1 | I ² C address |
| 2, 3 | P-port data |

- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_r/t_f \leq$ 30 ns.
- C. Not all parameters and waveforms are applicable to all devices.


Figure 5. I²C Load Circuit and Voltage Waveforms



Parameter Measurement Information (continued)



SDA LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

Figure 6. Reset Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I²C switch. The master SCL/SDA signal pair is directed to eight channels of slave devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.


The device offers an active-low RESET input which resets the state machine and allows the TCA9548A to recover should one of the downstream I²C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V_{CC}, also known as a power-on reset (POR). Both the RESET function and a POR will cause all channels to be deselected.

The connections of the I²C data path are controlled by the same I²C master device that is switched to communicate with multiple I²C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



8.2 Functional Block Diagram





8.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I²C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I²C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I²C data flow. Depending on the application, voltage translation of the I²C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I²C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

8.4 Device Functional Modes

8.4.1 RESET Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

8.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{PORR} . At this point, the reset condition is released, and the TCA9548A registers and I^2C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{PORF} to reset the device.

8.5 Programming

8.5.1 I²C Interface

The TCA9548A has a standard bidirectional I^2C interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the I^2C bus has a specific device address to differentiate between other slave devices that are on the same I^2C bus. Many slave devices will require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I²C lines. (For further details, refer to $^{\hat{F}}C$ Pull-up Resistor Calculation (SLVA689).) Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition.

The following is the general procedure for a master to access a slave device:

- 1. If a master wants to send data to a slave:
 - Master-transmitter sends a START condition and addresses the slave-receiver.
 - Master-transmitter sends data to slave-receiver.
 - Master-transmitter terminates the transfer with a STOP condition.
- 2. If a master wants to receive or read data from a slave:
 - Master-receiver sends a START condition and addresses the slave-transmitter.
 - Master-receiver sends the requested register to read to slave-transmitter.
 - Master-receiver receives data from the slave-transmitter.



Programming (continued)

Master-receiver terminates the transfer with a STOP condition.




Figure 7. Definition of Start and Stop Conditions




Figure 8. Bit Transfer

8.5.2 Device Address

Figure 9 shows the address byte of the TCA9548A.




Figure 9. TCA9548A Address



Programming (continued)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

Table 1. Address Reference

| | INPUTS | | I ² C BUS SLAVE ADDRESS |
|----|--------|----|------------------------------------|
| A2 | A1 | A0 | I C BUS SLAVE ADDRESS |
| L | L | L | 112 (decimal), 70 (hexadecimal) |
| L | L | Н | 113 (decimal), 71 (hexadecimal) |
| L | Н | L | 114 (decimal), 72 (hexadecimal) |
| L | Н | Н | 115 (decimal), 73 (hexadecimal) |
| Н | L | L | 116 (decimal), 74 (hexadecimal) |
| Н | L | Н | 117 (decimal), 75 (hexadecimal) |
| Н | Н | L | 118 (decimal), 76 (hexadecimal) |
| Н | Н | Н | 119 (decimal), 77 (hexadecimal) |

8.5.3 Bus Transactions

Data must be sent to and received from the slave devices, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

While it is common to have registers in I²C slaves, note that not all slave devices will have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the slave address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via I²C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the master merely writes the register data after the slave address, skipping the register number.

8.5.3.1 Writes

To write on the I^2C bus, the master will send a START condition on the bus with the address of the slave, as well as the last bit (the R/\overline{W} bit) set to 0, which signifies a write. The slave will acknowledge, letting the master know it is ready. After this, the master will start sending the control register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master will terminate the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what will be in the register.

Figure 10 shows an example of writing a single byte to a slave register.



Master controls SDA line
Slave controls SDA line

Write to one register in a device




Figure 10. Write to Register



8.5.3.2 Reads

Reading from a slave is very similar to writing, but the master will send a START condition, followed by the slave address with the R/W bit set to 1 (signifying a read). The slave will acknowledge the read request, and the master will release the SDA bus but will continue supplying the clock to the slave. During this part of the transaction, the master will become the master-receiver, and the slave will become the slave-transmitter.

The master will continue to send out the clock pulses, but will release the SDA line so that the slave can transmit data. At the end of every byte of data, the master will send an ACK to the slave, letting the slave know that it is ready for more data. Once the master has received the number of bytes it is expecting, it will send a NACK, signaling to the slave to halt communications and release the bus. The master will follow this up with a STOP condition.

Figure 11 shows an example of reading a single byte from a slave register.




Figure 11. Read from Control Register

8.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9548A (see Figure 12). This register can be written and read via the I²C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)




Figure 12. Control Register



Table 2. Command Byte Definition

| | | COMMAND | | | | | | |
|----|-------|---------|----|-----|-------|-----|----|---|
| B7 | В6 | B5 | B4 | В3 | B2 | B1 | В0 | COMMAND |
| Х | Х | Х | Х | Х | Х | Х | 0 | Channel 0 disabled |
| ^ | ^ | ^ | ^ | ^ | ^ | ^ | 1 | Channel 0 enabled |
| Х | Х | X | Х | X | х | 0 | X | Channel 1 disabled |
| ^ | ^ | ^ | ^ | ^ | ^ | 1 | ^ | Channel 1 enabled |
| Х | Х | X | Х | X | 0 | X | X | Channel 2 disabled |
| ^ | ^ | ^ | ^ | ^ | 1 | ^ | ^ | Channel 2 enabled |
| Х | Х | X | Х | 0 | Х | Х | X | Channel 3 disabled |
| ^ | ^ ^ | ^ | ^ | 1 | ^ | ^ | ^ | Channel 3 enabled |
| Х | Х | X | 0 | 0 X | V | x x | X | Channel 4 disabled |
| ^ | ^ | ^ | 1 | ^ | ^ | | ^ | Channel 4 enabled |
| Х | Х | 0 | Х | X | X | Х | X | Channel 5 disabled |
| ^ | ^ | 1 | ^ | ^ | ^ _ ^ | | ^ | Channel 5 enabled |
| Х | 0 | X | Х | X | X | Х | X | Channel 6 disabled |
| ^ | 1 | ^ | ^ | ^ | ^ | ^ | ^ | Channel 6 enabled |
| 0 | X | Х | Х | Х | Х | Х | Х | Channel 7 disabled |
| 1 | X | Χ | Χ | X | X | X | X | Channel 7 enabled |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No channel selected, power-up/reset default state |

8.5.5 RESET Input

The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The RESET input must be connected to V_{CC} through a pull-up resistor.

8.5.6 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the TCA9548A registers and I^2C state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{POR} and then back up to the operating voltage for a power-reset cycle.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Applications of the TCA9548A will contain an I^2C (or SMBus) master device and up to eight I^2C slave devices. The downstream channels are ideally used to resolve I^2C slave address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I^2C master can move on and read the next channel.


In an application where the I²C bus will contain many additional slave devices that do not result in I²C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (see *Design Requirements* and *Detailed Design Procedure*).

9.2 Typical Application

Figure 13 shows an application in which the TCA9548A can be used.



Typical Application (continued)



A. Pin numbers shown are for the PW package.

Figure 13. Typical Application Schematic



Typical Application (continued)

9.2.1 Design Requirements

A typical application of the TCA9548A will contain one or more data pull-up voltages, V_{DPUX} , one for the master device (V_{DPUM}) and one for each of the selectable slave channels ($V_{DPU0} - V_{DPU7}$). In the event where the master device and all slave devices operate at the same voltage, then $V_{DPUM} = V_{DPUX} = VCC$. In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate V_{CC} voltage.

The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9548A. These pins may be tied directly to GND or V_{CC} in the application.

If multiple slave channels will be activated simultaneously in the application, then the total I_{OL} from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors, R_p .

The pass-gate transistors of the TCA9548A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I^2C bus to another.

Figure 14 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in *Electrical Characteristics*). In order for the TCA9548A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 14, V_{pass(max)} is 2.7 V when the TCA9548A supply voltage is 4 V or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 13).

9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, R_p , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX} , $V_{OL,(max)}$, and I_{OL} :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_h :


$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b}$$
(2)

The maximum bus capacitance for an I^2C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A, $C_{io(OFF)}$, the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.



Typical Application (continued)

9.2.3 Application Curves




10 Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime the device must be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I²C bus logic is initialized properly.

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 17.



 V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}

Figure 17. Power-On Reset Waveform

Table 3 specifies the performance of the power-on reset feature for TCA9548A for both types of power-on reset.

PARAMETER MIN **TYP** MAX UNIT Fall time See Figure 17 1 100 ms V_{CC_FT} See Figure 17 100 V_{CC_RT} Rise time 0.1 ms Time to re-ramp (when V_{CC} drops below $V_{PORF(min)} - 50$ mV or V_{CC_TRR} See Figure 17 40 us when V_{CC} drops to GND) Level that V_{CC} can glitch down to, but not cause a functional See Figure 18 1.2 V $V_{CC\ GH}$ disruption when $V_{CC\ GW} = 1 \mu s$ Glitch width that will not cause a functional disruption when V_{CC_GW} See Figure 18 10 μs $V_{CC\ GH} = 0.5 \times V_{CC}$

Table 3. Recommended Supply Sequencing and Ramp Rates⁽¹⁾

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 18 and Table 3 provide more information on how to measure these specifications.





Figure 18. Glitch Width and Glitch Height

⁽¹⁾ All supply sequencing and ramp rate values are measured at $T_A = 25^{\circ}C$



 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 19 and Table 3 provide more details on this specification.



11 Layout

11.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V_{DPUM} and V_{DPU0} - V_{DPU7} , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I²C bus capacitance added by PCB parasitics, data lines (SCn and SDn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).



11.2 Layout Example




Figure 20. Layout Schematic



12 器件和文档支持

12.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

| | 产品 | | 应用 |
|---------------|------------------------------------|--------------|--------------------------|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |
| | | | |

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

18-Nov-2016

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TCA9548AMRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PW548A | Samples |
| TCA9548APWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PW548A | Samples |
| TCA9548ARGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PW548A | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

18-Nov-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Nov-2016

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TCA9548AMRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| TCA9548APWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| TCA9548ARGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

www.ti.com 22-Nov-2016



*All dimensions are nominal

| 7 till dillitorioriorio di o mominar | | | | | | | |
|--------------------------------------|------------------------------|-----|------|------|-------------|------------|-------------|
| Device | Package Type Package Drawing | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| TCA9548AMRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| TCA9548APWR | TSSOP | PW | 24 | 2000 | 367.0 | 367.0 | 38.0 |
| TCA9548ARGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时,才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司