嵌入式中断:如何正确设置中断优先级 (万字总结) - 基于Cortex-M和FreeRTOS

嵌入式 中断: 深入探讨如何正确设置中断优先级 - 基于Cortex-M和FreeRTOS

- 1. 如何正确设置中断优先级
- 2. 从Cortex-M角度

configPRIO_BITS

3. 从RTOS角度

configLIBRARY_LOWEST_INTERRUPT_PRIORITY configKERNEL_INTERRUPT_PRIORITY configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY configMAX_SYSCALL_INTERRUPT_PRIORITY

- 4. 中断屏蔽原理
- 5. 临界区原理

BASEPRI寄存器

FreeRTOS通过BASEPRI实现临界区

vPortEnterCritical() == vPortRaiseBASERPI()

6. 系统中断

SysTick

PendSV (Pendable SerVice)

SVCall (SuperVisor Call)

1. 如何正确设置中断优先级

之前有遇到过基于 FreeRTOS 的中断优先级设置不对,导致系统有时随机产生hardfault,实际排查过程很费劲才找到root cause是中断优先级配置不对,这里将相关知识统一整理一下。


先上结论:

- 如果在中断服务例程中调用了RTOS API函数,其中断优先级的数值应该高于configMAX_SYSCALL_INTERRUPT_PRIORITY
- 或者说其逻辑优先级必须低于或等于configMAX_SYSCALL_INTERRUPT_PRIORITY(低逻辑优先级意味着高优先级数值)

FreeRTOS API calls from interrupts can only be called from interrupts *numerically equal or higher* (lower urgency) than configMAX_SYSCALL_INTERRUPT_PRIORITY

既:

InterruptPriorityNum_ISRCalledRTOSAPI > configMAX_SYSCALL_INTERRUPT_PRIORITY



Example interrupt priority configuration

https://blog.csdn.net/HowieXue

再从原理、应用角度深入讨论下:

2. 从Cortex-M角度

Peripheral Peripheral NVIC IRQs I/O port SysTick timer SysTick timer


Interrupts can be triggered internally – from a timer, for example – or externally, from peripherals.

https://blog.csdn.net/HowieXue

Cortex-M通过NVIC(Nested vector interrupt control)来控制管理所有内部和外部中断。

中断优先级,是指在某一个中断产生到处理完成过程中间,又有一个新的中断产生,这时就需要通过中断的优先级来决定接下来的操作:是否打断当前中断执行新中断,还是将新中断Pending。

如下图;



With tail-chaining, if an interrupt is pending as the ISR for another, higher-priority interrupt completes, the processor will immediately begin the ISR for the next interrupt, without restoring its previous state.

Image credit: Arm Limited

https://blog.csdn.net/HowieXue

Cortex-M构架自身最多允许**256**级可编程优先级,既优先级数值只能在0-255(优先级配置寄存器最多8位,所以优先级范围从0x00~0xFF), 而绝大多数微控制器制造商只是使用其中的一部分优先级。

因为我们的MCU用的NXP RT1062,这里就都以此为例 从Datasheet或者MIMXRT1062.h可看出,

1062只使用了其中的高4bits

NOTE

This chip supports up to 16 interrupt priority levels, i.e. it implements bits [7:4] of each NVIC Interrupt Priority Register.

因此针对所有的外部中断, 1062的中断优先级数值支持0(0x0)-15(0xf), 一共16个, 并且都是可被抢占的 (Preemptable)

根据Cortex-M内核定义,一个中断的优先级数值越低,逻辑优先级却越高。既中断优先级数值为 0 则代表是最高优先级(逻辑优先级最高),而16则为逻辑最低。

Cortex系列优先级数值和逻辑优先级是相反的:

- 优先级数值,既设置在优先级寄存器里的数值,也是程序中读取和设置的IRQ Priority
- 逻辑优先级,就是字面上说的优先级高、优先级低

在程序中,NXP Lib通过 NVIC_SetPriority(IRQ, PriorityNum) 在0-15之间 设置中断优先级,通过NVIC_SetPriority(LCDIF_IRQn, 8),最终设置到相应 NVIC_IPR(NVIC Interrupt Priority Register)中:

Table 4.2. NVIC register summary Required privilege Address Description 0xE000E100 Interrupt Set-enable NVIC ISERO-Privileged 0x00000000 NVIC ISER7 0xE000E11C Registers 0XE000E180-NVIC_ICER0-Interrupt Clear-enable ахаааааааа RW Privileged NVIC_ICER7 0xE000E19C Registers 0XE000E200 NVIC ISPRO-Interrupt Set-pending 0x00000000 Privileged 0xE000E21C NVIC_ISPR7 Registers 0XE000E280 NVIC_ICPR0-Interrupt Clear-pending RW Privileged 0x00000000 NVIC ICPR7 0xE000E29C Registers 0xE000E300 Interrupt Active Bit NVIC_IABR0-0x00000000 RW Privileged 0xE000E31C NVIC_IABR7 Registers 0xE000E400 NVIC IPRO-Interrupt Priority 0x00000000 NVIC_IPR59 0xE000E4EF Registers Configurable Software Trigger Interrupt 0xE000EF00 0x00000000 STIR WO Register

部分NVIC寄存器Debug数值示例:

Value	Access
0x00000000	ReadOnly
0xA0A0A0A0	ReadWrite
0xA0A0A030	ReadWrite
0xA0A0A0A0	ReadWrite
0xA0A0A0A0	ReadWrite
0xA0A0A0A0	ReadWrite
0xA0A0A0A0 https://	ReadWrite
	0x00000000 0xA0A0A0A0A0 0xA0A0A0A0 0xA0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0 0xA0A0A0A0A0

configPRIO_BITS

• configPRIO_BITS (the number of piority bits available)

在FreeRTOSConfig.h中configPRIO_BITS定义了MCU使用的优先级寄存器高位Bits,例如在MIMXRT1062.h定义__NVIC_PRIO_BITS为4 (高4位)

```
4: // __NVIC_PRIO_BITS == 4 for MIMXRT1062.h
5: /* Interrupt nesting behaviour configuration. Cortex- M specific. */
6: #ifdef __NVIC_PRIO_BITS
7: /* __BVIC_PRIO_BITS will be specified when CMSIS is being used. */
8: #define configPRIO_BITS __NVIC_PRIO_BITS
9: #else
0: #define configPRIO_BITS 4 /* 15 priority levels */
1: #endif
```

而NVIC_SetPriority 就是将传入的PriorityNum**左移configPRIO_BITS** 再写入到 该中断寄存器中:NVIC Interrupt Priority Register,实现配置中断优先级。

3. 从RTOS角度

FreeRTOS通过 configPRIO_BITS 来定义所有的中断优先级level,

configLIBRARY_LOWEST_INTERRUPT_PRIORITY

这个宏定义了**逻辑最低优先级**,例如1062 1<<4 -1 最低优先级数值为 15 同时也是systick 和pendSV这两个系统中断的优先级数值

```
:
/* The lowest interrupt priority that can be used in a call to a "set priority"
: function. */
: #define configLIBRARY_LOWEST_INTERRUPT_PRIORITY ((1U << (configPRIO_BITS)) - 1) //1 << 4 - 1 = 15
```

configKERNEL INTERRUPT PRIORITY

configLIBRARY_LOWEST_INTERRUPT_PRIORITY 的值在0-15之间,但是实际NVIC 优先级寄存器只有高4 bits有效,所以通过 宏 configKERNEL_INTERRUPT_PRIORITY 来转换:

一般这个宏设置为 RTOS内核最低的优先级 (优先级数值最大)

例如1062 最低优先级 15<<4 = 240, 0xF0, 这个值写入寄存器, 既配置为最低优先级

```
: /* Interrupt priorities used by the kernel port layer itself. These are generic
: to all Cortex- M ports, and do not rely on any particular library functions. */
: #define configKERNEL_INTERRUPT_PRIORITY (configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS)) //15<<4 = 240, 0xF0
```

一般RTOS 内核系统中断都运行在最低优先级 如 SysTick/PendSV

configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY

```
/* The highest interrupt priority that can be used by any interrupt service routine that makes calls to interrupt safe FreeRTOS API functions. DO NOT CALL INTERRUPT SAFE FREERTOS API FUNCTIONS FROM ANY INTERRUPT THAT HAS A HIGHER PRIORITY THAN THIS! (higher priorities are lower numeric values. */#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 2
```

这个宏定义了FreeRTOS Lib能Handle的最大中断优先级数值。

例如设置为2,则:

- 优先级为 0,1的中断,其ISR不能调用RTOS 的API,既不能调用FreeRTOS的任何 _ FromISR结尾的API
- 优先级在 2- 15之间的中断,可以随便调用RTOS 的API

configMAX SYSCALL INTERRUPT PRIORITY

```
: *!!!! configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to zero!!!!
: ee http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html.*/
: define configMAX_SYSCALL_INTERRUPT_PRIORITY (configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS)) //2<<4
: *END: Added by Howard Xue, 2021/4/16 */
```

同上面的configKERNEL_INTERRUPT_PRIORITY,因为NVIC 优先级寄存器只有高4 bits有效,如果写入到寄存器里面数值,也需要左移configPRIO_BITS

因此实际写入到NVIC Interrupt Priority Register的值实际为2<<4 = 0x20, 既configMAX SYSCALL INTERRUPT PRIORITY宏的数值

同时,这个数值0x20 会写入到BASEPRI 寄存器,FreeRTOS就可以通过BASEPRI来实现屏蔽中断了

因此针对这类中断,我们要设置configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 的数值 高于 这类中断优先级的数值, 使得临界区能够生效 ,这样调用taskENTER_CRITICAL()/taskEXIT_CRITICAL() 才能正常实现临界区的意义

4. 中断屏蔽原理

为了保持中断数据不被打断,大部分ISR程序处理中首先会需要进入临界区(如通过调用FreeRTOS的taskENTER_CRITICAL())

- 在上面栗子中,通过调用taskENTER_CRITICAL()可以屏蔽 中断优先级为 2-15的中断,(在此时所有大于BASEPRI 0x20的中断都会被屏蔽掉,直到退出临界区)
- 但是,如果优先级为0,1的中断产生了,还是会打断该中断的ISR(**既FreeRTOS 临界区也不能屏蔽0,1这两个中断**),导致异常情况发生(如数据丢失、Hardfault,程序跑飞等)

大部分在中断服务程序中调用的以"FromISR"结尾的FreeRTOS API,是需要具有**中断调用保护**的,在执行这些函数前会先进入**临界区**操作,但是如果该中断的优先级高于 configMAX_SYSCALL_INTERRUPT_PRIORITY,则临界区就不能生效实现中断保护了

因此这些FromISR函数,不可以被逻辑优先级高于(优先级数值低于)configMAX SYSCALL INTERRUPT PRIORITY的中断服务函数调用。

5. 临界区原理

BASEPRI寄存器

Base Priority Mask Register

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. See the register summary in Table 2.2 for its attributes. The bit assignments are:



https://blog.csdn.net/HowieXue

BASEPRI为优先级屏蔽寄存器,优先级数值大于或等于该寄存器的中断都会被屏蔽,为零时不屏蔽任何中断

因为BASEPRI是寄存器,只有高4bit有作用,所以实际优先级是数值的高4bit:如BASEPRI: 0x20则优先级数数值是2,0x50既为5 (对应NXP优先级数值 0-15)

下图为Debug进入临界区查看的BASEPRI数值示例:

```
NOT implemented in ports where there is nothing to return to.
                                                                                                                              UX341AUUUU
                                                                                                                                                         neauvvnie
  335
                 Artificially force an assert. */
                                                                                                     R4
                                                                                                                              0x00000000
                                                                                                                                                         ReadWrite
  336
                 configASSERT( uxCriticalNesting == 1000UL );
                                                                                                                              0x000001F4
                                                                                                     R5
                                                                                                                                                         ReadWrite
  337
                                                                                                                              0x00000000
                                                                                                                                                         ReadWrite
                                                                                                     R6
  338
                                                                                                                                                         ReadWrite
                                                                                                                              0x20044038
  339
                                                                                                     R8
                                                                                                                              0x20044038
                                                                                                                                                         ReadWrite
  340
        void vPortEnterCritical( void )
                                                                                                     R9
                                                                                                                              0x00000000
                                                                                                                                                         ReadWrite
  341 🖨 {
                                                                                                     R10
                                                                                                                              0x00000006
                                                                                                                                                         ReadWrite
                 portDISABLE_INTERRUPTS();
⇒ 342
                                                                                                                              0x00000001
                                                                                                                                                         ReadWrite
  343
                                                                                                     R12
                                                                                                                              0x80000000
                                                                                                                                                         ReadWrite
  344
                                                                                                                              0x00000000
                                                                                                                                                         ReadWrite
                                                                                                   APSR
  345 📥
                 /* This is not the interrupt safe version of the enter critical function so
                                                                                                   ⊞ IPSR
                                                                                                                              0x00000000
                                                                                                                                                         ReadWrite
                 assert() if it is being called from an interrupt context. Only API functions that end in "FromISR" can be used in an interrupt. Only assert if
  346
                                                                                                   ■ EPSR
                                                                                                                              0x01000000
                                                                                                                                                         ReadWrite
  347
                 the critical nesting count is 1 to protect against recursive calls if the
                                                                                                     PC
                                                                                                                              0×702B6FEE
                                                                                                                                                         ReadWrite
                                                                                                     SP
                                                                                                                              0x20045BD0
                                                                                                                                                         ReadWrite
  349
                 assert function also uses a critical section. */
  350
                 if( uxCriticalNesting == 1 )
                                                                                                     LR
                                                                                                                              0x702A8E55
                                                                                                                                                         ReadWrite
  351 🖨
                                                                                                     PRIMACE
                                                                                                                                                         ReadWrite
                         configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) ==
                                                                                                   BASEPRI
  352
                                                                                                                              0x00000020
                                                                                                                                                          keadWrite
  353
                                                                                                                                                          keadWrite
                                                                                                      BASEPR
  354
                                                                                                   ⊞ BASEPRI_MAX
                                                                                                                                                         ReadWrite
                                                                                                   ■ FAULTHASK
                                                                                                                              0x00000000
                                                                                                                                                         ReadWrite
  356
                                                                                                                                                         ReadWrite
                                                                                                   ⊞ CONTROL
                                                                                                                              0x00000002
  357
        void vPortExitCritical( void )
                                                                                                     CYCLECOUNTER
                                                                                                                                                         ReadOnly
                                                                                                                              724316695
  358 🖨 {
                                                                                                     CCTIMER1
                                                                                                                              724316695
                                                                                                                                                         ReadWrite
                 configASSERT( uxCriticalNesting );
  359
                                                                                                     CCTIMER2
                                                                                                                              724316695
                                                                                                                                                         ReadWrite
                                                                                                     CCSTEP
                                                                                                                              3529
                                                                                                                                                         ReadOnly
```

FreeRTOS通过BASEPRI实现临界区

- 当进入临界区时,将寄存器BASEPRI的值设置成configMAX_SYSCALL_INTERRUPT_PRIORITY,如0x20,任何大于0x20的中断都会被屏蔽
- 当退出临界区时,将寄存器BASEPRI的值设置成0。

代码上通过portSET_INTERRUPT_MASK() / portCLEAR_INTERRUPT_MASK():

It is used in the port to mask interrupts as below

```
#define portSET_INTERRUPT_MASK() \
           asm volatile \
           mov r0, %0 \n"
        " msr basepri, r0 \n" \
: /* no output operands
         :"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY) /* input */\
 8
                /* clobber */
10
      /*
* Set basepri back to 0 without effective other registers.
11
12
       #define portCLEAR_INTERRUPT_MASK() \
           asm volatile \
17
18
           mov r0, #0 \n"
        mov re, #e \n \
" msr basepri, r0 \n" \
: /* no output */ \
: /* no input */ \
: "r0" /* clobber */ \
20
```

vPortEnterCritical() == vPortRaiseBASERPI()

FreeRTOS 调用taskENTER_CRITICAL()进入临界区,底层先调用vPortEnterCritical(),最终实际调用的是vPortRaiseBASERPI()

可以看到, 代码实际实现的就是:

BASEPRI = configMAX_SYSCALL_INTERRUPT_PRIORITY;

官方描述有一句比较中肯:

 CriticalSection does not disable all interrupts but allows some high priority interrupts to run.

一句话总结就是:

在Cotext-M0, 临界区是可以屏蔽所有中断的; 而在Cortex-M3/4/7, 临界区只通过BASEPRI 来屏蔽大于或等于configMAX_SYSCALL_INTERRUPT_PRIORITY的中断

6. 系统中断

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
			-UX40+4n
	5	:	= : =
			.
18	2	IRQ2	0.40
17	1	IRQ1	0x48 0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x40 0x3C
14	-2	PendSV	0x36
13		Reserved	3,730
12		Reserved	
11	-5	SVCall	0x2C
10			OXEC
9			
8			
7		Reserved	
6			
5			
4	,		0x10
3	-13	HardFault	0x0C
2	-14	NMI	0x08
1		Reset	0x04
		Initial SP value	0x00

Exception number	IRQ number	Offset	Vector
255	239	0x03FC	IRQ239
18	2	0x004C	IRQ2
17	1	0x0048	IRQ1
16	0	0x0044	IRQ0
15	-1	0x0040	Systick
14	-2	0x003C	PendSV
13		0X0038	Reserved
12			Reserved for Debug
11	-5	0x002C	SVCall
10		0,0026	
9			Reserved
8			
7			
6	-10	0x0018	Usage fault
5	-11	0x0014	Bus fault
4	-12	0x0010	Memory management fault
3	-13	0x000C	Hard fault
2	-14	0x0008	NMI
1		0x0004	Reset
		0x0000	Initial SP value
N/4/N/7			

M0/M0+

M4/M7

https://blog.csdn.net/HowieXue

SysTick

系统时钟中断,RTOS的Timebase,Timer 的interrupt. 频率经常设置在1kHz 或100Hz。

- 一般配置为最低优先级
- 优先级数值==configKERNEL INTERRUPT PRIORITY (如1062中为15)

PendSV (Pendable SerVice)

上下文切换中断,既OS上下文切换时,会强制产生一个PendSV中断,来进行task之间的context switch操作。

代码上通过: vPortPendSVHandler()

- 一般配置为最低优先级
- 优先级数值==configKERNEL_INTERRUPT_PRIORITY (如1062中为15)

t拓展一下: FreeRTOS 各Task使用的是PSP(Process Stack Pointer), 而中断使用的是MSP(Main Stack Pointer), vPortPendSVHandler()则只能在PSP之间切换,不能在MSP和PSP之间切换:

Stack Pointer

The *Stack Pointer* (SP) is register R13. In Thread mode, bit[1] of the CONTROL register indicates the stack pointer to use:

- 0 = Main Stack Pointer (MSP). This is the reset value.
- 1 = Process Stack Pointer (PSP).

On reset, the processor loads the MSP with the value from address 0x00000000.

nttps://blog.csdn.net/HowieXue

SVCall (SuperVisor Call)

启动调度器中断,SVC指令会触发该中断,通过来调用FreeRTOS Scheduler调度器,该中断只在启动时产生一次

代码上通过: vPortSVCHandler()

• 配置优先级为最高 0

博主热门文章推荐:

一篇读懂系列:

- 一篇读懂无线充电技术 (附方案选型及原理分析)
- 一篇读懂: Android/iOS手机如何通过音频接口 (耳机孔) 与外设通信
- 一篇读懂: Android手机如何通过USB接口与外设通信 (附原理分析及方案选型)

LoRa Mesh系列:

- LoRa学习: LoRa关键参数 (扩频因子,编码率,带宽)的设定及解释
- LoRa学习:信道占用检测原理 (CAD)
- LoRa/FSK 无线频谱波形分析 (频谱分析仪测试LoRa/FSK带宽、功率、频率误差等)

网络安全系列:

- ATECC508A芯片开发笔记(一): 初识加密芯片
- SHA/HMAC/AES-CBC/CTR 算法执行效率及RAM消耗 测试结果
- 常见加密/签名/哈希算法性能比较 (多平台 AES/DES, DH, ECDSA, RSA等)
- AES加解密效率测试(纯软件AES128/256)-以嵌入式Cortex-M0与M3平台为例

嵌入式开发系列:

- 嵌入式学习中较好的练手项目和课题整理 (附代码资料、学习视频和嵌入式学习规划)
- IAR调试使用技巧汇总:数据断点、CallStack、设置堆栈、查看栈使用和栈深度、Memory、Set Next Statement等
- Linux内核编译配置 (Menuconfig) 、制作文件系统 详细步骤
- Android底层调用C代码 (JNI实现)
- 树莓派到手第一步: 上电启动、安装中文字体、虚拟键盘、开启SSH等
- Android/Linux设备有线&无线 双网共存 (同时上内、外网)

AI / 机器学习系列:

- Al: 机器学习必须懂的几个术语: Lable、Feature、Model...
- AI: 卷积神经网络CNN 解决过拟合的方法 (Overcome Overfitting)
- AI: 什么是机器学习的数据清洗 (Data Cleaning)
- AI: 机器学习的模型是如何训练的? (在试错中学习)
- 数据可视化: TensorboardX安装及使用 (安装测试+实例演示)