

								1						
Base Into	eger	Instru	ictions: RV32	I and	RV64	I			-	RV Pri	vileged	l Inst	ructions	
Category Name	Fmt	F	RV32I Base		+ <i>R</i> 1	/64I		Cate	gory		Name	Fmt	RV mne	emonic
Shifts Shift Left Logical	R	SLL	rd,rs1,rs2	SLLW	rd,rs	1,rs2		Trap	Mach-m	node tra	ap return	R	MRET	
Shift Left Log. Imm.	I	SLLI	rd,rs1,shamt		rd.rs	1,sham	t.		ervisor-n			R	SRET	
Shift Right Logical	R	SRL	rd,rs1,rs2	SRLW	rd,rs	•	_		rrupt W			R	WFI	
								MMU			y FENCE	R		12
Shift Right Log. Imm.	I	SRLI	rd,rs1,shamt	SRLIW		1,sham	C						SFENCE.VM	
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRAW	rd,rs	1,rs2		Ex	ample	s of th	<u>1e 60 R</u>	V Pse	eudoinstru	ıctions
Shift Right Arith. Imm.	I	SRAI	rd,rs1,shamt	SRAIW	rd,rs	1,sham	t	Bran	ich = 0 (	BEQ rs,	x0,imm)	J	BEQZ rs,ir	nm
Arithmetic ADD	R	ADD	rd,rs1,rs2	ADDW	rd,rs	1.rs2		J	ump (us	es JAL	x0,imm)	J	J imm	
ADD Immediate	I		rd,rs1,imm		rd,rs				Ve (uses			R	MV rd,rs	
													· ·	
SUBtract	R	SUB	rd,rs1,rs2	SUBW	rd,rs	1,rs2		RET	urn (uses	S JALR >	(0,0,ra)	I	RET	
Load Upper Imm	U	LUI	rd,imm	0	ntion	al Con	nres	sed i	(16-bit	l) Insi	ruction	ı Exte	ension: RV	/32C
Add Upper Imm to PC	Ü	AUIPC	rd,imm	Categ	•	Name	Fmt	Jea (		VC	, actioi		RISC-V equi	
	-			_										
Logical XOR	R	XOR	rd,rs1,rs2	Loads		d Word	CL	C.LW		',rs1'	, ımm	LW	rd',rsl',	
XOR Immediate	I	XORI	rd,rs1,imm			Word SP	CI	C.LWS		,imm		LW	rd,sp,imm	
OR	R	OR	rd,rs1,rs2	Floa	t Load V	Nord SP	CL	C.FLV	√ rd	',rs1'	,imm	FLW	rd',rsl',	
OR Immediate	I	ORI	rd,rs1,imm	F	loat Loa	ad Word	CI	C.FLV	WSP rd	,imm		FLW	rd,sp,imm	ı*8
AND	R	AND	rd,rs1,rs2	Flo	at Load	Double	CL	C.FLI	) rd	',rs1'	,imm	FLD	rd',rsl',	imm*16
AND Immediate	I	ANDI	rd,rs1,imm	Float	oad Do	uble SP	CI	C.FLI	OSP rd	,imm		FLD	rd,sp,imm	ı*16
Compare Set <	R	SLT	rd,rs1,rs2		s Stor		CS	C.SW	rs	1',rs2	',imm	SW	rs1',rs2'	,imm*4
Set < Immediate	I	SLTI	rd,rs1,imm			Nord SP	CSS	C.SWS		2,imm	,	SW	rs2,sp,im	
Set < Unsigned	R	SLTU	rd,rs1,rs2	E1		re Word	CS	C.FSV		1',rs2	' imm	FSW	rs1',rs2'	
_	I		rd,rs1,imm			Nord SP	CSS	C.FSV			, 111111			
Set < Imm Unsigned	_									2,imm		FSW	rs2,sp,im	
Branches Branch =	В	BEQ	rs1,rs2,imm			Double	CS	C.FSI	) rs	1',rs2	',ımm	FSD	rs1',rs2'	,1mm*16
Branch ≠	В	BNE	rs1,rs2,imm	Float S	tore Do	uble SP	CSS	C.FSI	OSP rs	2,imm		FSD	rs2,sp,im	m*16
Branch <	В	BLT	rs1,rs2,imm	Arith	netic	ADD	CR	C.ADI	)	rd,rs1		ADD	rd,rd,rs1	
Branch ≥	В	BGE	rs1,rs2,imm	1	ADD Imr	mediate	CI	C.ADI		rd,imm		ADDI	rd,rd,imm	ı
Branch < Unsigned		BLTU	rs1,rs2,imm			nm * 16	CI		DI16SP			ADDI	sp,sp,imm	
Branch ≥ Unsigned	В	BGEU	rs1,rs2,imm			mm * 4	_		DI4SPN			ADDI	rd',sp,im	
	_			A	JD 3F 1									
Jump & Link Desister	J	JAL	rd,imm			SUB	CR	C.SUI		rd,rs1		SUB	rd,rd,rsl	
Jump & Link Register	I	JALR	rd,rs1,imm			AND	CR	C.ANI		rd,rs1		AND	rd,rd,rs1	
<b>Synch</b> Synch thread	I	FENCE		1	AND Imi	mediate	CI	C.ANI	ΟI	rd,imm	ı	ANDI	rd,rd,imm	1
Synch Instr & Data	I	FENCE.	.I			OR	CR	C.OR		rd,rs1		OR	rd,rd,rs1	
Environment CALL	I	ECALL			eXclu	sive OR	CR	C.XOI	3.	rd,rs1		AND	rd,rd,rs1	
BREAK	I	EBREAR	ζ			MoVe	CR	C.MV		rd,rs1		ADD	rd,rs1,x0	
			-		oad Imi	mediate	CI	C.LI		rd,imm		ADDI	rd,x0,imm	
Control Status Regis	stor (	CSDI				er Imm	CI	C.LUI		rd,imm		LUI	rd,imm	
_			1			eft Imm								
Read/Write		CSRRW	rd,csr,rs1				CI	C.SLI		rd,imm		SLLI	rd,rd,imm	
Read & Set Bit	I	CSRRS	rd,csr,rs1		Right Ar		CI	C.SRA		rd,imm		SRAI	rd,rd,imm	
Read & Clear Bit		CSRRC	rd,csr,rs1		ight Log		CI	C.SRI	LI	rd,imm	l	SRLI	rd,rd,imm	ı
Read/Write Imm	I		rd,csr,imm	Branc	<b>hes</b> Br	anch=0	CB	C.BEÇ	QΖ	rs1′,i	mm	BEQ	rs1',x0,i	.mm
Read & Set Bit Imm	I	CSRRS	rd,csr,imm		Bra	nch≠0	CB	C.BNI	ΞZ	rs1',i	mm	BNE	rs1',x0,i	.mm
Read & Clear Bit Imm	I	CSRRCI	rd,csr,imm	Jump		Jump	CJ	C.J		imm		JAL	x0,imm	
•		•	*	1	Jump F	Register	CR	C.JR		rd,rs1		JALR	x0,rs1,0	
				Jump	& Link		CJ	C.JAI		imm		JAL	ra,imm	
Loads Load Byte	I	LB	rd,rs1,imm			Register	CR	C.JAI				JALR	ra,rs1,0	
	_					,				rs1				
Load Halfword	I	LH	rd,rs1,imm	syste	ın ENV.	BREAK	CI	C.EBI	REAK			EBREA	K	
Load Byte Unsigned	I	LBU	rd,rs1,imm		+ <i>R</i> \	/64I			Optiona	al Con	press	ed Ext	tention: R	V64C
Load Half Unsigned	I	LHU	rd,rs1,imm	LWU	rd,rs	1,imm							ls, 4 word str	
Load Word	I	LW	rd,rs1,imm	LD	rd,rs				ioW DDA	rd (C.AI	DW)	Loa	d Doublewor	d (C.LD)
Stores Store Byte	S	SB	rs1,rs2,imm	l -	,	,				•	,		Doubleword S	. ,
•	_			1										
Store Halfword		SH	rs1,rs2,imm	1				SU	Btract W	ord (c.			re Doublewor	
Store Word	S	SW	rs1,rs2,imm	SD	rs1,r	s2,imm						Store [	Doubleword	SP (C.SDSP)
	32-	bit Ins	truction Forma	its					16	-bit (R	VC) Ins	tructi	on Format	s
R funct7	rs		rs1 funct3		rd	opco		CR	func	ct4	rd/r		rs2	op
I imm[11:0]			rs1 funct3		rd	opco		CI	funct3	imm	rd/r		imm	op
s imm[11:5]	rs	2	rs1 funct3		n[4:0]	opco	de	css	funct3	T '	imm		rs2	op
B imm[12 10:5]	rs		rs1 funct3	imm	4:1[11]	opco	de	CIW	funct3	1	imr	n	rd	
imm[31:12]			rd opcode		CL funct3 imm		rs1'	imm rd						
imm[20 10:1 11 19:12]			[2]	1	rd	opco	de		funct3	im		rs1'	imm rs2	
J	- '		-					cs	funct3	offs		rs1'	offset	op
								СВ	funct3			mp tar		op
								CJ 1			J		<i>y</i> .	~ P

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32/64C. Registers x1-x31 and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.





## **Reference Card**



_		tiply-Divide Instruction Ex					or Extension: RVV			
<b>Category</b> Name	Fmt	` ' ' ' ' '		RV64M	Name	Fmt	RV32V/R64V			
Multiply MULtiply	R	MUL rd,rs1,rs2	MULW	rd,rs1,rs2	SET Vector Len.	R	SETVL rd,rs1			
MULtiply High	R	MULH rd,rs1,rs2			MULtiply High	R	VMULH rd,rs1,rs2			
MULtiply High Sign/Uns	R	MULHSU rd,rs1,rs2			REMainder	R	VREM rd,rs1,rs2			
MULtiply High Uns	R	MULHU rd,rs1,rs2			Shift Left Log.	R	VSLL rd,rs1,rs2			
Divide DIVide	R	DIV rd,rs1,rs2	DIVW	rd,rs1,rs2	Shift Right Log.	R	VSRL rd,rs1,rs2			
DIVide Unsigned	R	DIVU rd,rs1,rs2			Shift R. Arith.	R	VSRA rd,rs1,rs2			
Remainder REMainder	R	REM rd,rs1,rs2	REMW	rd,rs1,rs2	LoaD	I	VLD rd,rs1,imm			
REMainder Unsigned	R	REMU rd,rs1,rs2	REMUW	rd,rs1,rs2	LoaD Strided	R	VLDS rd,rs1,rs2			
Onti	ional	Atomic Instruction Extens	ion: PVA		LoaD indeXed	R	VLDX rd,rs1,rs2			
Optional Atomic Instruction Extensi           Category         Name   Fmt   RV32A (Atomic)				RV64A						
<b>Category</b> Name <b>Load</b> Load Reserved	_	<u> </u>	LR.D		STore STore Strided	S R	VST rd,rs1,imm			
	R	LR.W rd,rs1		rd,rs1	-		VSTS rd,rs1,rs2			
Store Store Conditional	R	SC.W rd,rs1,rs2	SC.D AMOSWAP.D	rd,rs1,rs2	STore indeXed	R R	VSTX rd,rs1,rs2			
Swap SWAP	R	AMOSWAP.W rd,rs1,rs2		rd,rs1,rs2	AMO SWAP		AMOSWAP rd,rs1,rs2			
Add ADD	R	AMOADD.W rd,rs1,rs2	AMOADD.D	rd,rs1,rs2	AMO ADD	R	AMOADD rd,rs1,rs2			
Logical XOR	R R	AMOXOR.W rd,rs1,rs2	AMOXOR.D AMOAND.D	rd,rs1,rs2	AMO AND	R R	AMOXOR rd,rs1,rs2			
AND OR	R	AMOAND.W rd,rs1,rs2 AMOOR.W rd,rs1,rs2	AMOOR.D	rd,rs1,rs2 rd,rs1,rs2	AMO AND AMO OR	R	AMOAND rd,rs1,rs2 AMOOR rd,rs1,rs2			
Min/Max MINimum	R	AMOON.W rd,rs1,rs2	AMOMIN.D	rd,rs1,rs2	AMO MINimum	R				
MAXimum	R	AMOMAX.W rd,rs1,rs2	AMOMAX.D	rd,rs1,rs2	AMO MAXimum	R	AMOMIN rd,rs1,rs2 AMOMAX rd,rs1,rs2			
MINimum Unsigned	R	AMOMINU.W rd,rs1,rs2	AMOMINU.D	rd,rs1,rs2	Predicate =	R	VPEQ rd,rs1,rs2			
MAXimum Unsigned	R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.D	rd,rs1,rs2	Predicate ≠	R	VPNE rd,rs1,rs2			
					Predicate <	R	VPLT rd,rs1,rs2			
		ting-Point Instruction Exte RV32{F\D} (SP,DP FI. Pt.)		64{F D}			, , ,			
	Fmt	RV32{F D} (SP,DP Fl. Pt.) FMV.W.X rd,rs1	FMV.D.X		Predicate ≥	R	VPGE rd,rs1,rs2			
Move Move from Integer	R R	FMV.X.W rd,rs1		rd,rs1	Predicate AND	R R	VPAND rd,rs1,rs2			
Move to Integer  Convert ConVerT from Int	R	FCVT.{S D}.W rd,rs1	FMV.X.D FCVT.{S D}.	rd,rs1 L rd,rs1	Pred. AND NOT Predicate OR	R	VPANDN rd,rs1,rs2 VPOR rd,rs1,rs2			
ConVerT from Int Unsigned	R	FCVT.{S D}.WU rd,rs1	FCVT. {S   D}		Predicate XOR	R				
ConVerT to Int	R	FCVT.W.{S D} rd,rs1	FCVT.L.{S D		Predicate NOT	R	VPXOR rd,rs1,rs2 VPNOT rd,rs1			
ConVerT to Int Unsigned	R	FCVT.WU.{S D} rd,rs1	FCVT.LU.{S I		Pred. SWAP	R	VPSWAP rd,rs1			
Load Load	I	FL{W,D} rd,rs1,imm			MOVe	R	VMOV rd,rs1			
Store Store	S		Register	Convention ABI Name Saver	ConVerT	R	, ,			
Arithmetic ADD	R	FS{W,D} rs1,rs2,imm FADD.{S D} rd,rs1,rs2	x0	zero	ADD	R	VCVT rd,rs1 VADD rd,rs1,rs2			
SUBtract	R	FSUB.{S D} rd,rs1,rs2	x1	ra Caller	SUBtract	R	VSUB rd,rs1,rs2			
MULtiply	R	FMUL.{S D} rd,rs1,rs2	x2	sp Callee		R	VMUL rd,rs1,rs2			
DIVide	R	FDIV.{S D} rd,rs1,rs2	x3	gp	DIVide	R	VDIV rd,rs1,rs2			
SQuare RooT	R	FSQRT.{S D} rd,rs1	x4	tp	SQuare RooT	R	VSQRT rd,rs1,rs2			
Mul-Add Multiply-ADD		FMADD. {S D} rd,rs1,rs2,rs3	-11	t0-2 Caller	-	R	VFMADD rd,rs1,rs2,rs			
Multiply-SUBtract		FMSUB. {S D} rd,rs1,rs2,rs3	II	s0/fp Callee		R	VFMSUB rd,rs1,rs2,rs			
Negative Multiply-SUBtract		FNMSUB.{S D} rd,rs1,rs2,rs3	II	s1 Callee		R	VFNMSUB rd,rs1,rs2,rs			
Negative Multiply-ADD	R	FNMADD.{S D} rd,rs1,rs2,rs3	11	a0-1 Caller	Neg. MulADD	R	VFNMADD rd,rs1,rs2,rs			
Sign Inject SiGN source	R	FSGNJ.{S D} rd,rs1,rs2	x12-17	a2-7 Caller	SiGN inJect	R	VSGNJ rd,rs1,rs2			
Negative SiGN source	R	FSGNJN.{S D} rd,rs1,rs2	x18-27	s2-11 Callee		R	VSGNJN rd,rs1,rs2			
Xor SiGN source	R	FSGNJX.{S D} rd,rs1,rs2	x28-31	t3-t6 Caller	Xor SiGN inJect	R	VSGNJX rd,rs1,rs2			
Min/Max MINimum	R	FMIN.{S D} rd,rs1,rs2	f0-7	ft0-7 Caller	MINimum	R	VMIN rd,rs1,rs2			
MAXimum	R	FMAX.{S D} rd,rs1,rs2	f8-9	fs0-1 Callee	MAXimum	R	VMAX rd,rs1,rs2			
Compare compare Float =	R	FEQ.{S D} rd,rs1,rs2	f10-11	fa0-1 Caller	XOR	R	VXOR rd,rs1,rs2			
compare Float <	R	FLT.{S D} rd,rs1,rs2	f12-17	fa2-7 Caller		R	VOR rd,rs1,rs2			
compare Float ≤	R	FLE.{S D} rd,rs1,rs2	f18-27	fs2-11 Callee		R	VAND rd,rs1,rs2			
Categorize CLASSify type	R	FCLASS.{S D} rd,rs1	f28-31	ft8-11 Caller	CLASS	R	VCLASS rd,rs1			
Configure Read Status	R	FRCSR rd	zero	Hardwired zero	SET Data Conf.	R	VSETDCFG rd,rs1			
-	R			Return address		R	·			
Read Rounding Mode		FRRM rd	ra		EXTRACT		VEXTRACT rd,rs1,rs2			
Read Flags	R	FRFLAGS rd	sp	Stack pointer	MERGE	R	VMERGE rd,rs1,rs2			
Swap Status Reg	R	FSCSR rd,rs1	gp	Global pointer	SELECT	R	VSELECT rd,rs1,rs2			
Swap Rounding Mode	R	FSRM rd,rs1	tp	Thread pointer						
Swap Flags	R	FSFLAGS rd,rs1	t0-6,ft0-11	Temporaries						
Swap Rounding Mode Imm	I	FSRMI rd,imm	s0-11,fs0-11	Saved registers						
Swap Flags Imm	I	FSFLAGSI rd,imm	a0-7,fa0-7	Function args						
Swap Hags IIIIII		- D MIODI TO / INUI	au 1,±au 1	. anction drys	Ш					

RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, {} means set, so FADD. {F|D} is both FADD. F and FADD. D. RV32{F|D} adds registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register v1. RV64 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV 0.